URL
https://opencores.org/ocsvn/reed_solomon_codec_generator/reed_solomon_codec_generator/trunk
Subversion Repositories reed_solomon_codec_generator
[/] [reed_solomon_codec_generator/] [trunk/] [example/] [rtl/] [RsDecodeDpRam.v] - Rev 6
Go to most recent revision | Compare with Previous | Blame | View Log
//=================================================================== // Module Name : RsDecodeDpRam // File Name : RsDecodeDpRam.v // Function : Rs Decoder DpRam Memory Module // // Revision History: // Date By Version Change Description //=================================================================== // 2009/02/03 Gael Sapience 1.0 Original // //=================================================================== // (C) COPYRIGHT 2009 SYSTEM LSI CO., Ltd. // module RsDecodeDpRam (/*AUTOARG*/ // Outputs q, // Inputs clock, data, rdaddress, rden, wraddress, wren ); output [8:0] q; input clock; input [8:0] data; input [8:0] rdaddress; input [8:0] wraddress; input rden; input wren; //------------------------------------------------------------------ // + mem // - DpRam Memory //------------------------------------------------------------------ reg [8:0] mem[0:351]; always@(posedge clock) begin if (wren) mem[wraddress] <= data; end //------------------------------------------------------------------ // + rRdAddr // - Read Address register //------------------------------------------------------------------ reg [8:0] rRdAddr; always@(posedge clock) begin rRdAddr <= rdaddress; end //------------------------------------------------------------------ // + rRdEn // - リードイネーブ? //------------------------------------------------------------------ reg rRdEn; always@(posedge clock) begin rRdEn <= rden; end //------------------------------------------------------------------ // + q // - リード処理 //------------------------------------------------------------------ reg [8:0] q; always@(posedge clock) begin if (rRdEn) q <= mem[rRdAddr]; end endmodule
Go to most recent revision | Compare with Previous | Blame | View Log