OpenCores
URL https://opencores.org/ocsvn/riscv_vhdl/riscv_vhdl/trunk

Subversion Repositories riscv_vhdl

[/] [riscv_vhdl/] [trunk/] [examples/] [dhrystone21/] [makefiles/] [makefile] - Rev 5

Compare with Previous | Blame | View Log

include makeutil.mak

TOP_DIR=../../
OBJ_DIR = $(TOP_DIR)dhrystone21/makefiles/obj
ELF_DIR = $(TOP_DIR)dhrystone21/makefiles/bin


#-----------------------------------------------------------------------------
.SILENT:
  TEA = 2>&1 | tee _$@-comp.err

all: riscv
        $(ECHO) "    All done.\n"

riscv:
        $(ECHO) "    Dhrystonev 2.1 RISC-V application building started:"
        $(MKDIR) ./$(OBJ_DIR)
        $(MKDIR) ./$(ELF_DIR)
        make -f make_riscv TOP_DIR=$(TOP_DIR) OBJ_DIR=$(OBJ_DIR) ELF_DIR=$(ELF_DIR) $@ $(TEA)

arm:
        $(ECHO) "    Dhrystonev 2.1 Cortex-R5 application building started:"
        $(MKDIR) ./$(OBJ_DIR)
        $(MKDIR) ./$(ELF_DIR)
        make -f make_arm TOP_DIR=$(TOP_DIR) OBJ_DIR=$(OBJ_DIR) ELF_DIR=$(ELF_DIR) $@ $(TEA)

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.