URL
https://opencores.org/ocsvn/riscv_vhdl/riscv_vhdl/trunk
Subversion Repositories riscv_vhdl
[/] [riscv_vhdl/] [trunk/] [rtl/] [patches/] [T540.txt] - Rev 5
Compare with Previous | Blame | View Log
r0 = zero[30] r1 =[29][28] r3 = gp Global pointer[27] r4 = tp Thread pointer[26] r5 = t0 Temporaries 0 s3[25] r6 = t1 Temporaries 1 s4[24] r7 = t2 Temporaries 2 s5[23] r8 = s0/fp Saved register/frame pointer[22] r9 = s1 Saved register 1[21] r10 = a0 Function argumentes 0[20] r11 = a1 Function argumentes 1[19] r12 = a2 Function argumentes 2[18] r13 = a3 Function argumentes 3[17] r14 = a4 Function argumentes 4[16] r15 = Function argumentes 5[15] r15 = a5 Function argumentes 5[14] r14 = a4 Function argumentes 4[13] r18 = s2 Saved register 2[12] r19 = s3 Saved register 3[11] r20 = s4 Saved register 4[10] r21 = s5 Saved register 5[9] r22 = s6 Saved register 6[8] r23 = s7 Saved register 7[7] r24 = s8 Saved register 8[6] r25 = s9 Saved register 9[5] r26 = s10 Saved register 10[4] r27 = s11 Saved register 11[3] r28 = t3[2] r2 = sp Stack pointer //r29 = t4[1] r1 = ra Return address[0] r0 = zero
