URL
https://opencores.org/ocsvn/robust_axi_fabric/robust_axi_fabric/trunk
Subversion Repositories robust_axi_fabric
[/] [robust_axi_fabric/] [trunk/] [src/] [base/] [def_ic_static.txt] - Rev 15
Go to most recent revision | Compare with Previous | Blame | View Log
<##////////////////////////////////////////////////////////////////////// //////// Author: Eyal Hochberg //////// eyal@provartec.com //////// //////// Downloaded from: http://www.opencores.org ///////////////////////////////////////////////////////////////////////////// //////// Copyright (C) 2010 Provartec LTD //////// www.provartec.com //////// info@provartec.com //////// //////// This source file may be used and distributed without //////// restriction provided that this copyright statement is not //////// removed from the file and that any derivative work contains //////// the original copyright notice and the associated disclaimer.//////// //////// This source file is free software; you can redistribute it //////// and/or modify it under the terms of the GNU Lesser General //////// Public License as published by the Free Software Foundation.//////// //////// This source is distributed in the hope that it will be //////// useful, but WITHOUT ANY WARRANTY; without even the implied //////// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR //////// PURPOSE. See the GNU Lesser General Public License for more//////// details. http://www.gnu.org/licenses/lgpl.html //////// //////////////////////////////////////////////////////////////////////##>##Static definesSWAP MODEL_NAME AXI interconnect fabricSWAP MSTRS MASTER_NUMSWAP SLVS EXPR(SLAVE_NUM+DVAL(DEF_DECERR_SLV))LOOP MX MSTRSLOOP SX SLVSSWAP MSTR_BITS LOG2(MSTRS)SWAP SLV_BITS LOG2(SLVS)SWAP SERR EXPR(SLVS-1)GROUP IC_AXI_A is {ID ID_BITS inputADDR ADDR_BITS inputLEN 4 inputSIZE 2 inputBURST 2 inputCACHE 4 inputPROT 3 inputLOCK 2 inputUSER USER_BITS inputVALID 1 inputREADY 1 output}GROUP IC_AXI_W is {ID ID_BITS inputDATA DATA_BITS inputSTRB DATA_BITS/8 inputLAST 1 inputUSER USER_BITS inputVALID 1 inputREADY 1 output}GROUP IC_AXI_B is {ID ID_BITS outputRESP 2 outputUSER USER_BITS outputVALID 1 outputREADY 1 input}GROUP IC_AXI_R is {ID ID_BITS outputDATA DATA_BITS outputRESP 2 outputLAST 1 outputUSER USER_BITS outputVALID 1 outputREADY 1 input}GROUP IC_AXI joins {GROUP IC_AXI_A prefix_AWGROUP IC_AXI_W prefix_WGROUP IC_AXI_B prefix_BGROUP IC_AXI_A prefix_ARGROUP IC_AXI_R prefix_R}GROUP IC_AXI_CMD is {SLV SLV_BITS inputID ID_BITS inputVALID 1 inputREADY 1 input}
Go to most recent revision | Compare with Previous | Blame | View Log
