URL
https://opencores.org/ocsvn/rtf8088/rtf8088/trunk
Subversion Repositories rtf8088
[/] [rtf8088/] [trunk/] [rtl/] [verilog/] [CMPSB.v] - Rev 3
Go to most recent revision | Compare with Previous | Blame | View Log
//============================================================================= // CMPSB // // // 2009-2012 Robert Finch // Stratford // robfinch<remove>@opencores.org // // // This source file is free software: you can redistribute it and/or modify // it under the terms of the GNU Lesser General Public License as published // by the Free Software Foundation, either version 3 of the License, or // (at your option) any later version. // // This source file is distributed in the hope that it will be useful, // but WITHOUT ANY WARRANTY; without even the implied warranty of // MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the // GNU General Public License for more details. // // You should have received a copy of the GNU General Public License // along with this program. If not, see <http://www.gnu.org/licenses/>. // // //============================================================================= // CMPSB: `include "check_for_ints.v" else begin cyc_type <= `CT_RDMEM; lock_o <= 1'b0; cyc_o <= 1'b1; stb_o <= 1'b1; we_o <= 1'b0; adr_o <= {seg_reg,`SEG_SHIFT} + si; state <= CMPSB1; end CMPSB1: if (ack_i) begin state <= CMPSB2; `TERMINATE_CYCLE lock_o <= 1'b0; a[ 7:0] <= dat_i[7:0]; a[15:8] <= {8{dat_i[7]}}; end CMPSB2: begin state <= CMPSB3; cyc_type <= `CT_RDMEM; lock_o <= 1'b0; cyc_o <= 1'b1; stb_o <= 1'b1; we_o <= 1'b0; adr_o <= esdi; end CMPSB3: if (ack_i) begin state <= CMPSB4; `TERMINATE_CYCLE lock_o <= 1'b0; b[ 7:0] <= dat_i[7:0]; b[15:8] <= {8{dat_i[7]}}; end CMPSB4: begin pf <= pres; zf <= reszb; sf <= resnb; af <= carry (1'b1,a[3],b[3],alu_o[3]); cf <= carry (1'b1,a[7],b[7],alu_o[7]); vf <= overflow(1'b1,a[7],b[7],alu_o[7]); if (df) begin si <= si_dec; di <= di_dec; end else begin si <= si_inc; di <= di_inc; end if ((repz & !cxz & zf) | (repnz & !cxz & !zf)) begin cx <= cx_dec; state <= CMPSB; end else state <= IFETCH; end
Go to most recent revision | Compare with Previous | Blame | View Log