OpenCores
URL https://opencores.org/ocsvn/rv01_riscv_core/rv01_riscv_core/trunk

Subversion Repositories rv01_riscv_core

[/] [rv01_riscv_core/] [trunk/] [SIM/] [MODELSIM/] [README.txt] - Rev 2

Compare with Previous | Blame | View Log

---------------------------------------------------------------
-- RV01 self-test simulation script for Modelsim
---------------------------------------------------------------

How to use this script:

1) Create Modelsim project into desired directory.

2) Customize script "SRC_DIR" variable, to point to the 
directory holding VHDL source files (default is <SVN_path>/SVN/VHDL).

3) Run the script. the script compiles all required VHDL source
file, adds a minimal set of waveforms to wave window and then
starts actual simulation, which runs for 1.1ms. When simulation
stops, wave window should look like snapshot in file
wave_1d1ms.PNG (both DONE and PASS signals are '1').

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.