OpenCores
URL https://opencores.org/ocsvn/s6soc/s6soc/trunk

Subversion Repositories s6soc

[/] [s6soc/] [trunk/] [bench/] [cpp/] [Makefile] - Rev 10

Go to most recent revision | Compare with Previous | Blame | View Log

################################################################################
#
# Filename:     Makefile
#
# Project:      Zip CPU -- a small, lightweight, RISC CPU soft core
#
# Purpose:      This makefile builds the final verilator simulation of the
#               zipsystem.  Specifically, it builds the final C++ portion
#               of the simulator, and thus the final simulator executable.
#
#
# Creator:      Dan Gisselquist, Ph.D.
#               Gisselquist Technology, LLC
#
################################################################################
#
# Copyright (C) 2015, Gisselquist Technology, LLC
#
# This program is free software (firmware): you can redistribute it and/or
# modify it under the terms of  the GNU General Public License as published
# by the Free Software Foundation, either version 3 of the License, or (at
# your option) any later version.
#
# This program is distributed in the hope that it will be useful, but WITHOUT
# ANY WARRANTY; without even the implied warranty of MERCHANTIBILITY or
# FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
# for more details.
#
# License:      GPL, v3, as defined and found on www.gnu.org,
#               http://www.gnu.org/licenses/gpl.html
#
#
################################################################################
#
all: zip_sim

CXX     := g++
FLAGS   := -Wall -Og -g
SWHOST  := ../../sw/host
RTLD    := ../../rtl
INCS    := -I$(RTLD)/obj_dir/ -I$(RTLD) -I/usr/share/verilator/include  \
        -I$(SWHOST)
SOURCES := zip_sim.cpp twoc.cpp qspiflashsim.cpp uartsim.cpp
VLIB    := /usr/share/verilator/include/verilated.cpp
RAWLIB  := $(VLIB) $(RTLD)/obj_dir/Vbusmaster__ALL.a
LIBS    := $(RAWLIB) -lelf
TESTF   := $(ZASM)/z.out
DHRYSTONEF := ../asm/zipdhry.z

zip_sim: $(SOURCES) $(RAWLIB) testb.h
        $(CXX) $(FLAGS) $(INCS) $(SOURCES) $(LIBS) -o $@

# .PHONY: stest
# stest: zippy_tb
        # ./zippy_tb -s $(TESTF)

# .PHONY: itest
# itest: zippy_tb
        # ./zippy_tb $(TESTF)

# .PHONY: test
# test: zippy_tb stest
        # ./zippy_tb -a $(TESTF)

# .PHONY: dhrystone
# dhrystone: zippy_tb
        # ./zippy_tb -a $(DHRYSTONEF)

.PHONY: clean
clean:
        rm ./zip_sim

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.