Subversion Repositories s6soc

################################################################################
##
## Filename:    rtl/Makefile
##
## Project:     CMod S6 System on a Chip, ZipCPU demonstration project
##
## Purpose:     This makefile builds a verilator simulation of the zipsystem.
##              It does not make the system within Vivado or Quartus.
##
## Creator:     Dan Gisselquist, Ph.D.
##              Gisselquist Technology, LLC
##
################################################################################
##
## Copyright (C) 2015-2016, Gisselquist Technology, LLC
##
## This program is free software (firmware): you can redistribute it and/or
## modify it under the terms of  the GNU General Public License as published
## by the Free Software Foundation, either version 3 of the License, or (at
## your option) any later version.
##
## This program is distributed in the hope that it will be useful, but WITHOUT
## ANY WARRANTY; without even the implied warranty of MERCHANTIBILITY or
## FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
## for more details.
##
## You should have received a copy of the GNU General Public License along
## with this program.  (It's in the $(ROOT)/doc directory, run make with no
## target there if the PDF file isn't present.)  If not, see
## <http://www.gnu.org/licenses/> for a copy.
##
## License:     GPL, v3, as defined and found on www.gnu.org,
##              http://www.gnu.org/licenses/gpl.html
##
#
################################################################################
##
##
.PHONY: all
all: busmaster altbusmaster cpudefs.h
YYMMDD=`date +%Y%m%d`
CPUD := cpu
RAWZIP := zipbones.v zipcpu.v cpudefs.v                         \
                prefetch.v idecode.v cpuops.v memops.v          \
                wbdblpriarb.v dblfetch.v
ZIPSRC := $(addprefix $(CPUD)/,$(RAWZIP))
BUSSRC := builddate.v llqspi.v wbscope.v memdev.v spio.v wbgpio.v wbpwmaudio.v\
        qflashxpress.v
MAINSRC := busmaster.v builddate.v flash_config.v wbqspiflash.v \
        $(BUSSRC) $(ZIPSRC)
# toplevel.v rxuart.v txuart.v
ALTSRC := altbusmaster.v builddate.v flash_config.v wbqspiflash.v       \
        $(BUSSRC) wbubus.v
# alttop.v rxuart.v txuart.v
VOBJ := obj_dir

$(VOBJ)/Vbusmaster.cpp: $(MAINSRC)
        verilator -trace -cc -y $(CPUD) busmaster.v
$(VOBJ)/Vbusmaster.h: $(VOBJ)/Vbusmaster.cpp

$(VOBJ)/Vbusmaster__ALL.a: $(VOBJ)/Vbusmaster.cpp $(VOBJ)/Vbusmaster.h
        cd $(VOBJ); make --no-print-directory -f Vbusmaster.mk

$(VOBJ)/Valtbusmaster.cpp: $(ALTSRC)
        verilator -trace -cc -y $(CPUD) altbusmaster.v
$(VOBJ)/Valtbusmaster.h: $(VOBJ)/Valtbusmaster.cpp

$(VOBJ)/Valtbusmaster__ALL.a: $(VOBJ)/Valtbusmaster.cpp $(VOBJ)/Valtbusmaster.h
        cd $(VOBJ); make --no-print-directory -f Valtbusmaster.mk

$(VOBJ)/Vdblfetch.cpp: $(ALTSRC)
        verilator -trace -cc -y $(CPUD) dblfetch.v
$(VOBJ)/Vdblfetch.mk: $(VOBJ)/Vdblfetch.cpp
$(VOBJ)/Vdblfetch.h: $(VOBJ)/Vdblfetch.cpp

$(VOBJ)/V%__ALL.a: $(VOBJ)/V%.mk
        make -f V$*.mk -C obj_dir

cpudefs.h: cpu/cpudefs.v
        @echo "Building cpudefs.h"
        @echo "// " > $@
        @echo "// Do not edit this file, it is automatically generated!" >> $@
        @echo "// To generate this file, \"make cpudefs.h\" in the rtl directory." >> $@
        @echo "// " >> $@
        @sed -e '{ s/^`/#/ }' $< | sed -e ' s/cpudefs.v/cpudefs.h/' >> $@

.PHONY: busmaster
busmaster: $(VOBJ)/Vbusmaster__ALL.a

.PHONY: altbusmaster
altbusmaster: $(VOBJ)/Valtbusmaster__ALL.a

.PHONY: clean
clean:
        rm -rf $(VOBJ) cpudefs.h