OpenCores
URL https://opencores.org/ocsvn/s6soc/s6soc/trunk

Subversion Repositories s6soc

[/] [s6soc/] [trunk/] [sw/] [dev/] [cmod.ld] - Rev 53

Compare with Previous | Blame | View Log

/*******************************************************************************
*
* Filename:     cmod.ld
*
* Project:      Cmod S6 ZipCPU demonstration
*
* Purpose:      This script provides a description of the Cmod S6 Zip CPU
*               build for the purposes of where to place memory when linking.
*
* Creator:      Dan Gisselquist, Ph.D.
*               Gisselquist Technology, LLC
*
********************************************************************************
*
* Copyright (C) 2016, Gisselquist Technology, LLC
*
* This program is free software (firmware): you can redistribute it and/or
* modify it under the terms of  the GNU General Public License as published
* by the Free Software Foundation, either version 3 of the License, or (at
* your option) any later version.
*
* This program is distributed in the hope that it will be useful, but WITHOUT
* ANY WARRANTY; without even the implied warranty of MERCHANTIBILITY or
* FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
* for more details.
*
* License:      GPL, v3, as defined and found on www.gnu.org,
*               http://www.gnu.org/licenses/gpl.html
*
*
*******************************************************************************/

ENTRY(_start)

MEMORY
{
        blkram (wx) : ORIGIN = 0x0004000, LENGTH = 0x0004000
        flash  (rx) : ORIGIN = 0x1000000, LENGTH = 0x1000000
}

_flash  = ORIGIN(flash);
_blkram = ORIGIN(blkram);
_sdram  = 0;
_top_of_stack = ORIGIN(blkram) + LENGTH(blkram) - 4;
_sdram_image_start = 0;
_sdram_image_end   = 0;

SECTIONS
{
        .rocode 0x1200000 : ALIGN(4) {
                _boot_address = .;
                *(.start) *(.boot*)
                *(.text*)
                *(.rodata*)
                *(.strings*)
                __rocode_alignment = (. + 3) & ~ 3;
                . = __rocode_alignment;
                } > flash
        _kernel_image_start = . ;
        .data : ALIGN_WITH_INPUT {
                *(.kernel*)
                *(.fixdata*)
                *(.data*)
                *(COMMON*)
                _kernel_image_end = . ;
                }> blkram AT> flash
        _blkram_image_end = . ;
        .bss : ALIGN_WITH_INPUT {
                *(.bss*)
                _bss_image_end = . ;
                } > blkram
        _top_of_heap = .;
}

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.