OpenCores
URL https://opencores.org/ocsvn/s80186/s80186/trunk

Subversion Repositories s80186

[/] [s80186/] [trunk/] [tests/] [instructions/] [TestBound.cpp] - Rev 2

Compare with Previous | Blame | View Log

// Copyright Jamie Iles, 2017
//
// This file is part of s80x86.
//
// s80x86 is free software: you can redistribute it and/or modify
// it under the terms of the GNU General Public License as published by
// the Free Software Foundation, either version 3 of the License, or
// (at your option) any later version.
//
// s80x86 is distributed in the hope that it will be useful,
// but WITHOUT ANY WARRANTY; without even the implied warranty of
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
// GNU General Public License for more details.
//
// You should have received a copy of the GNU General Public License
// along with s80x86.  If not, see <http://www.gnu.org/licenses/>.
 
#include <gtest/gtest.h>
 
#include "EmulateFixture.h"
#include "Flags.h"
 
TEST_F(EmulateFixture, BoundInvalidOperand)
{
    write_mem16(VEC_INVALID_OPCODE + 2, 0x8000, CS); // CS
    write_mem16(VEC_INVALID_OPCODE + 0, 0x0100, CS); // IP
 
    write_reg(SP, 0x100);
    write_reg(CS, 0x7c00);
    write_reg(IP, 0x0001);
 
    set_instruction({0x62, 0xd8});
    emulate();
 
    EXPECT_PRED_FORMAT2(AssertFlagsEqual, read_flags(), FLAGS_STUCK_BITS);
    EXPECT_EQ(read_reg(CS), 0x8000);
    EXPECT_EQ(read_reg(IP), 0x0100);
    EXPECT_EQ(read_reg(SP), 0x0100 - 6);
 
    EXPECT_EQ(read_mem16(0x100 - 2, SS), FLAGS_STUCK_BITS);
    EXPECT_EQ(read_mem16(0x100 - 4, SS), 0x7c00);
    // Return to the following instruction
    EXPECT_EQ(read_mem16(0x100 - 6, SS), 0x0003);
}
 
struct BoundParams {
    int16_t lower;
    int16_t upper;
    int16_t v;
    bool trap_expected;
};
 
class BoundFixture : public EmulateFixture,
                     public ::testing::WithParamInterface<BoundParams>
{
};
TEST_P(BoundFixture, Bound)
{
    auto p = GetParam();
 
    write_mem16(VEC_BOUND + 2, 0x8000, CS); // CS
    write_mem16(VEC_BOUND + 0, 0x0100, CS); // IP
 
    write_reg(SP, 0x100);
    write_reg(CS, 0x7c00);
    write_reg(IP, 0x0001);
 
    // bound ax, [bx]
    set_instruction({0x62, 0x07});
    write_mem16(0x1000, p.lower);
    write_mem16(0x1002, p.upper);
    write_reg(BX, 0x1000);
    write_reg(AX, p.v);
 
    emulate();
 
    if (p.trap_expected) {
        EXPECT_EQ(read_reg(CS), 0x8000);
        EXPECT_EQ(read_reg(IP), 0x0100);
        EXPECT_EQ(read_reg(SP), 0x0100 - 6);
 
        EXPECT_EQ(read_mem16(0x100 - 2, SS), FLAGS_STUCK_BITS);
        EXPECT_EQ(read_mem16(0x100 - 4, SS), 0x7c00);
        // Return to the following instruction
        EXPECT_EQ(read_mem16(0x100 - 6, SS), 0x0003);
        EXPECT_EQ(read_flags(), FLAGS_STUCK_BITS);
    } else {
        EXPECT_EQ(read_reg(CS), 0x7c00);
        EXPECT_EQ(read_reg(IP), 0x0003);
        EXPECT_EQ(read_flags(), FLAGS_STUCK_BITS);
    }
}
INSTANTIATE_TEST_CASE_P(Bound,
                        BoundFixture,
                        ::testing::Values(BoundParams{100, 200, 150, false},
                                          BoundParams{100, 200, 100, false},
                                          BoundParams{100, 200, 200, false},
                                          BoundParams{100, 200, 99, true},
                                          BoundParams{100, 200, 201, true},
                                          BoundParams{-8, -4, -10, true},
                                          BoundParams{-8, -4, -2, true},
                                          BoundParams{-8, -4, -6, false},
                                          BoundParams{-8, -4, -6, false}));
 

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.