OpenCores
URL https://opencores.org/ocsvn/scab-master/scab-master/trunk

Subversion Repositories scab-master

[/] [scab-master/] [trunk/] [hw/] [simulations/] [Testbench_SCCBMaster_behav.wcfg] - Rev 4

Compare with Previous | Blame | View Log

<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="Testbench_SCCBMaster_behav.wdb" id="1">
         <top_modules>
            <top_module name="Testbench_SCCBMaster" />
            <top_module name="glbl" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="0.000000 us"></ZoomStartTime>
      <ZoomEndTime time="2,001.000001 us"></ZoomEndTime>
      <Cursor1Time time="920.049027 us"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="197"></NameColumnWidth>
      <ValueColumnWidth column_width="66"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="16" />
   <wvobject type="logic" fp_name="/Testbench_SCCBMaster/clock_12M">
      <obj_property name="ElementShortName">clock_12M</obj_property>
      <obj_property name="ObjectShortName">clock_12M</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/Testbench_SCCBMaster/mode">
      <obj_property name="ElementShortName">mode</obj_property>
      <obj_property name="ObjectShortName">mode</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/Testbench_SCCBMaster/slave_addr">
      <obj_property name="ElementShortName">slave_addr[6:0]</obj_property>
      <obj_property name="ObjectShortName">slave_addr[6:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/Testbench_SCCBMaster/reg_addr">
      <obj_property name="ElementShortName">reg_addr[7:0]</obj_property>
      <obj_property name="ObjectShortName">reg_addr[7:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/Testbench_SCCBMaster/reg_value">
      <obj_property name="ElementShortName">reg_value[7:0]</obj_property>
      <obj_property name="ObjectShortName">reg_value[7:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/Testbench_SCCBMaster/start">
      <obj_property name="ElementShortName">start</obj_property>
      <obj_property name="ObjectShortName">start</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/Testbench_SCCBMaster/ready">
      <obj_property name="ElementShortName">ready</obj_property>
      <obj_property name="ObjectShortName">ready</obj_property>
   </wvobject>
   <wvobject type="other" fp_name="/Testbench_SCCBMaster/uut/state">
      <obj_property name="ElementShortName">state</obj_property>
      <obj_property name="ObjectShortName">state</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/Testbench_SCCBMaster/uut/bit_counter">
      <obj_property name="ElementShortName">bit_counter[3:0]</obj_property>
      <obj_property name="ObjectShortName">bit_counter[3:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/Testbench_SCCBMaster/uut/clock_enable">
      <obj_property name="ElementShortName">clock_enable</obj_property>
      <obj_property name="ObjectShortName">clock_enable</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/Testbench_SCCBMaster/uut/clock_enable_x2">
      <obj_property name="ElementShortName">clock_enable_x2</obj_property>
      <obj_property name="ObjectShortName">clock_enable_x2</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/Testbench_SCCBMaster/scl">
      <obj_property name="ElementShortName">scl</obj_property>
      <obj_property name="ObjectShortName">scl</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/Testbench_SCCBMaster/sda">
      <obj_property name="ElementShortName">sda</obj_property>
      <obj_property name="ObjectShortName">sda</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/Testbench_SCCBMaster/sda_read">
      <obj_property name="ElementShortName">sda_read</obj_property>
      <obj_property name="ObjectShortName">sda_read</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/Testbench_SCCBMaster/read_value_valid">
      <obj_property name="ElementShortName">read_value_valid</obj_property>
      <obj_property name="ObjectShortName">read_value_valid</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/Testbench_SCCBMaster/read_value">
      <obj_property name="ElementShortName">read_value[7:0]</obj_property>
      <obj_property name="ObjectShortName">read_value[7:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
</wave_config>

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.