OpenCores
URL https://opencores.org/ocsvn/scarts/scarts/trunk

Subversion Repositories scarts

[/] [scarts/] [trunk/] [processor/] [workspace/] [terasic_de2-115/] [modelsim/] [compile.do] - Rev 3

Compare with Previous | Blame | View Log

vlib work
vmap work work 

vcom  -work work ../VHDL/altera_pll.vhd

vcom  -work work ../../../VHDL/common/scarts_amba_pkg.vhd
vcom  -work work ../../../VHDL/common/scarts_pkg.vhd
vcom  -work work ../../../VHDL/scarts_core/scarts_core_pkg.vhd

vcom  -work work ../../../VHDL/scarts_core/altera/boot_rom.vhd
vcom  -work work ../../../VHDL/scarts_core/brom.vhd
vcom  -work work ../../../VHDL/scarts_core/byteram.vhd
vcom  -work work ../../../VHDL/scarts_core/dram.vhd
vcom  -work work ../../../VHDL/scarts_core/iram.vhd
vcom  -work work ../../../VHDL/scarts_core/prog.vhd
vcom  -work work ../../../VHDL/scarts_core/regf.vhd
vcom  -work work ../../../VHDL/scarts_core/regfram.vhd
vcom  -work work ../../../VHDL/scarts_core/sysc.vhd
vcom  -work work ../../../VHDL/scarts_core/vectab.vhd
vcom  -work work ../../../VHDL/scarts_core/core.vhd
vcom  -work work ../../../VHDL/scarts_core/bpt.vhd
vcom  -work work ../../../VHDL/scarts_core/wpt.vhd
vcom  -work work ../../../VHDL/scarts_core/rs232.vhd
vcom  -work work ../../../VHDL/scarts_core/scarts.vhd

vcom  -work work ../../../VHDL/ext_modules/ext_Dis7Seg/pkg_Dis7Seg.vhd
vcom  -work work ../../../VHDL/ext_modules/ext_Dis7Seg/ext_Dis7Seg_ent.vhd
vcom  -work work ../../../VHDL/ext_modules/ext_Dis7Seg/ext_Dis7Seg.vhd

vcom  -work work ../VHDL/top_pkg.vhd
vcom  -work work ../VHDL/top.vhd

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.