URL
https://opencores.org/ocsvn/scarts/scarts/trunk
Subversion Repositories scarts
[/] [scarts/] [trunk/] [processor/] [workspace/] [terasic_de2-115/] [modelsim/] [compile_all.do] - Rev 3
Compare with Previous | Blame | View Log
vlib workvmap work workvlib alteravmap altera workvlib stratixiivmap stratixii workvlib altera_mfvmap altera_mf workset ALTERA_LIB_PATH /opt/altera/10.0/quartus/eda/sim_libvcom -work altera_mf $ALTERA_LIB_PATH/altera_mf_components.vhdvcom -work altera_mf $ALTERA_LIB_PATH/altera_mf.vhdvcom -work stratixii $ALTERA_LIB_PATH/stratixii_atoms.vhdvcom -work stratixii $ALTERA_LIB_PATH/stratixii_components.vhddo compile.do
