OpenCores
URL https://opencores.org/ocsvn/scarts/scarts/trunk

Subversion Repositories scarts

[/] [scarts/] [trunk/] [processor/] [workspace/] [terasic_de2-115/] [modelsim/] [compile_all.do] - Rev 3

Compare with Previous | Blame | View Log

vlib work
vmap work work

vlib altera
vmap altera work

vlib stratixii
vmap stratixii work 

vlib altera_mf
vmap altera_mf work

set ALTERA_LIB_PATH /opt/altera/10.0/quartus/eda/sim_lib

vcom  -work altera_mf $ALTERA_LIB_PATH/altera_mf_components.vhd
vcom  -work altera_mf $ALTERA_LIB_PATH/altera_mf.vhd

vcom  -work stratixii $ALTERA_LIB_PATH/stratixii_atoms.vhd
vcom  -work stratixii $ALTERA_LIB_PATH/stratixii_components.vhd

do compile.do

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.