OpenCores
URL https://opencores.org/ocsvn/scarts/scarts/trunk

Subversion Repositories scarts

[/] [scarts/] [trunk/] [toolchain/] [scarts-gcc/] [gcc-4.1.1/] [gcc/] [testsuite/] [gcc.c-torture/] [compile/] [20000827-1.c.26.life1] - Rev 12

Compare with Previous | Blame | View Log


;; Function foo (foo)

30 registers.

Register 22 used 2 times across 2 insns in block 0; set 1 time; user var; 1 bytes.

Register 23 used 2 times across 7 insns; set 1 time; user var.

Register 26 used 4 times across 4 insns in block 0; set 2 times.

3 basic blocks, 5 edges.

Basic block 0 prev -1, next 1, loop_depth 0, count 0, freq 1100, maybe hot.
Predecessors:  ENTRY [100.0%]  (fallthru)
Successors:  1 [100.0%]  (fallthru)
Registers live at start: 11 [r11] 12 [r12]
Registers live at end: 11 [r11] 12 [r12] 16 [cc] 23

Basic block 1 prev 0, next 3, loop_depth 1, count 0, freq 10000, maybe hot.
Predecessors:  0 [100.0%]  (fallthru) 1 [89.0%]  (dfs_back)
Successors:  1 [89.0%]  (dfs_back) 3 [11.0%]  (fallthru,loop_exit)
Registers live at start: 11 [r11] 12 [r12] 16 [cc] 23
Registers live at end: 11 [r11] 12 [r12] 16 [cc] 23

Basic block 3 prev 1, next -2, loop_depth 0, count 0, freq 1100, maybe hot.
Predecessors:  1 [11.0%]  (fallthru,loop_exit)
Successors:  EXIT [100.0%]  (fallthru)
Registers live at start: 11 [r11] 12 [r12] 23
Registers live at end: 0 [r0] 11 [r11] 12 [r12]



try_optimize_cfg iteration 1

(note 2 0 7 NOTE_INSN_DELETED)

(note 7 2 50 NOTE_INSN_FUNCTION_BEG)

;; Start of basic block 0, registers live: 11 [r11] 12 [r12]
(note 50 7 45 0 [bb 0] NOTE_INSN_BASIC_BLOCK)

(insn 45 50 46 0 (set (reg/v:SI 23 [ a ])
        (asm_operands:SI ("") ("=r") 0 []
             [] ("gcc/testsuite/gcc.c-torture/compile/20000827-1.c") 13)) -1 (nil)
    (nil))

(insn 46 45 47 0 (set (reg/v:QI 22 [ b ])
        (asm_operands:QI ("") ("=r") 0 []
             [] ("gcc/testsuite/gcc.c-torture/compile/20000827-1.c") 13)) -1 (nil)
    (nil))

(insn 47 46 48 0 (set (reg:SI 26)
        (ashift:SI (subreg:SI (reg/v:QI 22 [ b ]) 0)
            (const_int 24 [0x18]))) 32 {ashlsi3} (insn_list:REG_DEP_TRUE 46 (nil))
    (expr_list:REG_DEAD (reg/v:QI 22 [ b ])
        (nil)))

(insn 48 47 49 0 (set (reg:SI 26)
        (ashiftrt:SI (reg:SI 26)
            (const_int 24 [0x18]))) 31 {ashrsi3} (insn_list:REG_DEP_TRUE 47 (nil))
    (nil))

(insn 49 48 41 0 (set (reg:CC 16 cc)
        (compare:CC (reg:SI 26)
            (const_int 0 [0x0]))) 36 {cmpsi} (insn_list:REG_DEP_TRUE 48 (nil))
    (expr_list:REG_DEAD (reg:SI 26)
        (nil)))
;; End of basic block 0, registers live:
 11 [r11] 12 [r12] 16 [cc] 23

(note 41 49 12 NOTE_INSN_LOOP_BEG)

;; Start of basic block 1, registers live: 11 [r11] 12 [r12] 16 [cc] 23
(code_label 12 41 13 1 3 "" [1 uses])

(note 13 12 21 1 [bb 1] NOTE_INSN_BASIC_BLOCK)

(jump_insn 21 13 42 1 (set (pc)
        (if_then_else (eq (reg:CC 16 cc)
                (const_int 0 [0x0]))
            (label_ref:SI 12)
            (pc))) 38 {beq} (nil)
    (expr_list:REG_BR_PROB (const_int 8900 [0x22c4])
        (nil)))
;; End of basic block 1, registers live:
 11 [r11] 12 [r12] 16 [cc] 23

(note 42 21 27 NOTE_INSN_LOOP_END)

(note 27 42 23 NOTE_INSN_FUNCTION_END)

;; Start of basic block 2, registers live: 11 [r11] 12 [r12] 23
(note 23 27 30 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 30 23 36 2 (set (reg/i:SI 0 r0 [ <result> ])
        (reg/v:SI 23 [ a ])) 13 {*movsi} (nil)
    (expr_list:REG_DEAD (reg/v:SI 23 [ a ])
        (nil)))

(insn 36 30 0 2 (use (reg/i:SI 0 r0 [ <result> ])) -1 (insn_list:REG_DEP_TRUE 30 (nil))
    (nil))
;; End of basic block 2, registers live:
 0 [r0] 11 [r11] 12 [r12]

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.