OpenCores
URL https://opencores.org/ocsvn/sdcard_mass_storage_controller/sdcard_mass_storage_controller/trunk

Subversion Repositories sdcard_mass_storage_controller

[/] [sdcard_mass_storage_controller/] [trunk/] [backend/] [Actel/] [Block/] [versatile_fifo_dptam_dw/] [compile_report.log] - Rev 15

Compare with Previous | Blame | View Log

=====================================================================
Parameters used to run compile:
===============================

Family      : ProASIC3
Device      : A3P1000
Package     : 208 PQFP
Source      : C:\Documents and
Settings\Administrator\Desktop\fiforam\synthesis\versatile_fifo_dptam_dw.edn
              C:\Documents and
Settings\Administrator\Desktop\fiforam\synthesis\versatile_fifo_dptam_dw_sdc.sdc
Format      : EDIF
Topcell     : versatile_fifo_dptam_dw
Speed grade : STD
Temp        : 0:25:70
Voltage     : 1.58:1.50:1.42

Keep Existing Physical Constraints : No
Keep Existing Timing Constraints   : Yes

pdc_abort_on_error                 : Yes
pdc_eco_display_unmatched_objects  : No
pdc_eco_max_warnings               : 10000

demote_globals                     : No
promote_globals                    : No
localclock_max_shared_instances    : 12
localclock_buffer_tree_max_fanout  : 12

combine_register                   : No
delete_buffer_tree                 : No

report_high_fanout_nets_limit      : 10

=====================================================================
Compile starts ...

Warning: CMP201: Net ram_tile_2_DOUT0_SIG[2] drives no load.
Warning: CMP201: Net ram_tile_2_DOUT0_SIG[3] drives no load.
Warning: CMP201: Net ram_tile_2_DOUT0_SIG[4] drives no load.
Warning: CMP201: Net ram_tile_2_DOUT0_SIG[5] drives no load.
Warning: CMP201: Net ram_tile_2_DOUT0_SIG[6] drives no load.
Warning: CMP201: Net ram_tile_2_DOUT0_SIG[7] drives no load.
Warning: CMP201: Net ram_tile_2_DOUT0_SIG[8] drives no load.
Warning: CMP201: Net ram_tile_2_DOUT1_SIG[2] drives no load.
Warning: CMP201: Net ram_tile_2_DOUT1_SIG[3] drives no load.
Warning: CMP201: Net ram_tile_2_DOUT1_SIG[4] drives no load.
Warning: CMP201: Net ram_tile_2_DOUT1_SIG[5] drives no load.
Warning: CMP201: Net ram_tile_2_DOUT1_SIG[6] drives no load.
Warning: CMP201: Net ram_tile_2_DOUT1_SIG[7] drives no load.
Warning: CMP201: Net ram_tile_2_DOUT1_SIG[8] drives no load.
Warning: CMP201: Net ram_tile_1_DOUT0_SIG[2] drives no load.
Warning: CMP201: Net ram_tile_1_DOUT0_SIG[3] drives no load.
Warning: CMP201: Net ram_tile_1_DOUT0_SIG[4] drives no load.
Warning: CMP201: Net ram_tile_1_DOUT0_SIG[5] drives no load.
Warning: CMP201: Net ram_tile_1_DOUT0_SIG[6] drives no load.
Warning: CMP201: Net ram_tile_1_DOUT0_SIG[7] drives no load.
Warning: CMP201: Net ram_tile_1_DOUT0_SIG[8] drives no load.
Warning: CMP201: Net ram_tile_1_DOUT1_SIG[2] drives no load.
Warning: CMP201: Net ram_tile_1_DOUT1_SIG[3] drives no load.
Warning: CMP201: Net ram_tile_1_DOUT1_SIG[4] drives no load.
Warning: CMP201: Net ram_tile_1_DOUT1_SIG[5] drives no load.
Warning: CMP201: Net ram_tile_1_DOUT1_SIG[6] drives no load.
Warning: CMP201: Net ram_tile_1_DOUT1_SIG[7] drives no load.
Warning: CMP201: Net ram_tile_1_DOUT1_SIG[8] drives no load.
Warning: CMP201: Net ram_tile_0_DOUT0_SIG[2] drives no load.
Warning: CMP201: Net ram_tile_0_DOUT0_SIG[3] drives no load.
Warning: CMP201: Net ram_tile_0_DOUT0_SIG[4] drives no load.
Warning: CMP201: Net ram_tile_0_DOUT0_SIG[5] drives no load.
Warning: CMP201: Net ram_tile_0_DOUT0_SIG[6] drives no load.
Warning: CMP201: Net ram_tile_0_DOUT0_SIG[7] drives no load.
Warning: CMP201: Net ram_tile_0_DOUT0_SIG[8] drives no load.
Warning: CMP201: Net ram_tile_0_DOUT1_SIG[2] drives no load.
Warning: CMP201: Net ram_tile_0_DOUT1_SIG[3] drives no load.
Warning: CMP201: Net ram_tile_0_DOUT1_SIG[4] drives no load.
Warning: CMP201: Net ram_tile_0_DOUT1_SIG[5] drives no load.
Warning: CMP201: Net ram_tile_0_DOUT1_SIG[6] drives no load.
Warning: CMP201: Net ram_tile_0_DOUT1_SIG[7] drives no load.
Warning: CMP201: Net ram_tile_0_DOUT1_SIG[8] drives no load.
Warning: CMP201: Net ram_tile_DOUT0_SIG[2] drives no load.
Warning: CMP201: Net ram_tile_DOUT0_SIG[3] drives no load.
Warning: CMP201: Net ram_tile_DOUT0_SIG[4] drives no load.
Warning: CMP201: Net ram_tile_DOUT0_SIG[5] drives no load.
Warning: CMP201: Net ram_tile_DOUT0_SIG[6] drives no load.
Warning: CMP201: Net ram_tile_DOUT0_SIG[7] drives no load.
Warning: CMP201: Net ram_tile_DOUT0_SIG[8] drives no load.
Warning: CMP201: Net ram_tile_DOUT1_SIG[2] drives no load.
Warning: CMP201: Net ram_tile_DOUT1_SIG[3] drives no load.
Warning: CMP201: Net ram_tile_DOUT1_SIG[4] drives no load.
Warning: CMP201: Net ram_tile_DOUT1_SIG[5] drives no load.
Warning: CMP201: Net ram_tile_DOUT1_SIG[6] drives no load.
Warning: CMP201: Net ram_tile_DOUT1_SIG[7] drives no load.
Warning: CMP201: Net ram_tile_DOUT1_SIG[8] drives no load.

Netlist Optimization Report
===========================

Optimized macros:
  - Dangling net drivers:   0
  - Buffers:                0
  - Inverters:              0
  - Tieoff:                 0
  - Logic combining:        0

    Total macros optimized  0

There were 0 error(s) and 56 warning(s) in this design.
=====================================================================
Compile report:
===============

    CORE                     Used:      2  Total:  24576   (0.01%)
    IO (W/ clocks)           Used:      0  Total:    154   (0.00%)
    Differential IO          Used:      0  Total:     35   (0.00%)
    GLOBAL (Chip+Quadrant)   Used:      0  Total:     18   (0.00%)
    PLL                      Used:      0  Total:      1   (0.00%)
    RAM/FIFO                 Used:      4  Total:     32   (12.50%)
    Low Static ICC           Used:      0  Total:      1   (0.00%)
    FlashROM                 Used:      0  Total:      1   (0.00%)
    User JTAG                Used:      0  Total:      1   (0.00%)

Global Information:

    Type            | Used   | Total
    ----------------|--------|-------------
    Chip global     | 0      | 6  (0.00%)
    Quadrant global | 0      | 12 (0.00%)

Core Information:

    Type    | Instances    | Core tiles
    --------|--------------|-----------
    COMB    | 2            | 2
    SEQ     | 0            | 0

I/O Function:

    Type                          | w/o register  | w/ register  | w/ DDR register
    ------------------------------|---------------|--------------|----------------
    Input I/O                     | 0             | 0            | 0
    Output I/O                    | 0             | 0            | 0
    Bidirectional I/O             | 0             | 0            | 0
    Differential Input I/O Pairs  | 0             | 0            | 0
    Differential Output I/O Pairs | 0             | 0            | 0

I/O Technology:

                                    |   Voltages    |             I/Os
    --------------------------------|-------|-------|-------|--------|--------------
    I/O Standard(s)                 | Vcci  | Vref  | Input | Output | Bidirectional
    --------------------------------|-------|-------|-------|--------|--------------

Net information report:
=======================

High fanout nets in the post compile netlist:
    Fanout  Type          Name
    --------------------------
    4       INT_NET       Net   : adr_a[0]
    4       INT_NET       Net   : adr_a[1]
    4       INT_NET       Net   : adr_a[2]
    4       INT_NET       Net   : adr_a[3]
    4       INT_NET       Net   : adr_a[4]
    4       INT_NET       Net   : adr_a[5]
    4       INT_NET       Net   : adr_a[6]
    4       INT_NET       Net   : adr_a[7]
    4       INT_NET       Net   : adr_a[8]
    4       INT_NET       Net   : adr_a[9]

Nets that are candidates for clock assignment and the resulting fanout:
    Fanout  Type          Name
    --------------------------
    4       INT_NET       Net   : adr_a[0]
    4       INT_NET       Net   : adr_a[1]
    4       INT_NET       Net   : adr_a[2]
    4       INT_NET       Net   : adr_a[3]
    4       INT_NET       Net   : adr_a[4]
    4       INT_NET       Net   : adr_a[5]
    4       INT_NET       Net   : adr_a[6]
    4       INT_NET       Net   : adr_a[7]
    4       INT_NET       Net   : adr_a[8]
    4       INT_NET       Net   : adr_a[9]

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.