URL
https://opencores.org/ocsvn/sdhc-sc-core/sdhc-sc-core/trunk
Subversion Repositories sdhc-sc-core
[/] [sdhc-sc-core/] [trunk/] [grpSd/] [unitSdTop/] [src/] [SdTop-Rtl-ea.vhdl] - Rev 65
Go to most recent revision | Compare with Previous | Blame | View Log
------------------------------------------------- -- file: ../../unitSdTop/src/SdTop-Rtl-ea.vhdl -- author: Rainer Kastl -- -- Top level entity for a SD Controller ------------------------------------------------- library ieee; use ieee.std_logic_1164.all; use ieee.numeric_std.all; use work.Global.all; use work.Sd.all; entity SdTop is port ( iClk : in std_ulogic; inResetAsync : in std_ulogic; -- SD Card ioCmd : inout std_logic; -- Cmd line to and from card oClk : out std_ulogic; ioData : inout std_logic_vector(3 downto 0) ); end entity SdTop; architecture Rtl of SdTop is signal ToController : aSdCmdToController; signal FromController : aSdCmdFromController; begin ioData <= "ZZZZ"; oClk <= iClk; SdController_inst: entity work.SdController(Rtl) port map (iClk => iClk, inResetAsync => inResetAsync, iSdCmd => ToController, oSdCmd => FromController); SdCmd_inst: entity work.SdCmd(Rtl) port map (iClk => iClk, inResetAsync => inResetAsync, iFromController => FromController, oToController => ToController, ioCmd => ioCmd); end architecture Rtl;
Go to most recent revision | Compare with Previous | Blame | View Log