OpenCores

URL https://opencores.org/ocsvn/sdhc-sc-core/sdhc-sc-core/trunk

Subversion Repositories sdhc-sc-core

[/] [sdhc-sc-core/] [trunk/] [grpStrobesClocks/] [unitTimeoutGenerator/] [sim/] [Makefile] - Rev 187

Compare with Previous | Blame | View Log

# Makefile for simulating wishbone slaves

include ../../../Makefile.rules

all: tbTimeoutGenerator-unattended.sim

clean:
        rm -rf vsim.wlf work

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.