URL
https://opencores.org/ocsvn/sdram/sdram/trunk
Subversion Repositories sdram
[/] [sdram/] [web_uploads/] [sdram.html] - Rev 14
Compare with Previous | Blame | View Log
<HTML>
<HEAD>
<META NAME="GENERATOR" CONTENT="Adobe PageMill 3.0 Win">
<TITLE>OPENCORES.ORG</TITLE>
<META NAME="keywords" CONTENT="cores, VHDL, Verilog HDL, ASIC, Synthesizable,
standard cell, IP, Intellectual Property, 32-bit RISC, UART, PCI, SDRAM,
full custom, system on a chip, SOC, reusable, design, development, synthesis,
designs, developers, C, Linux, eCos, open, free, open source cores, RTL code,
system-on-a-chip, circuits, digital, GNU, GPL, core, controller, processor,
system design, chip design, EDA, design methodology, design tools, ASICs, programmable logic,
FPGA's, PLDs, CPLDs, verification, Synthesis, HDL, Simulation, IC design software,
semiconductor design, integrated circuits, system designs, chip designs, EDAs,
design methodologies, design tool, ASIC, programmable logics, FPGA, PLD, CPLD, Synthesis,
circuit, Synopsys, system design, chip design, programmable logic, FPGA's, PLDs,
CPLDs, verification, Simulation">
<META NAME="description" CONTENT="OPENCORES.ORG endorses development and hosts
a repository of free, open source IP cores (chip designs, System-on-a-Chip) and
supplemental boards.">
</HEAD>
<BODY BGCOLOR="#ffffff">
<TABLE WIDTH="100%" CELLSPACING="5" CELLPADDING="0" BORDER="0">
<TR VALIGN="TOP">
<TD>
<P><CENTER><TABLE CELLSPACING="0" CELLPADDING="5" WIDTH="100%"
VALIGN="TOP" BORDER="0">
<TR VALIGN="TOP">
<TD BGCOLOR="#f0f0f0" VALIGN="TOP">
<P><CENTER><B><FONT SIZE="+3">OPENCORES.ORG</FONT></B> <BR>
<FONT COLOR="#ffffff" SIZE="-2">.</FONT><FONT SIZE="+2"> <BR>
[ <A HREF="http://www.opencores.org/mission.shtml" TARGET="_top">Mission</A>
] [ <A HREF="http://www.opencores.org/faq.shtml" TARGET="_top">FAQ</A>
] [ <A HREF="http://www.opencores.org/cvs.shtml" TARGET="_top">CVS</A>
] [ <A HREF="http://www.opencores.org/teams.shtml" TARGET="_top">Teams</A>
] [ <A HREF="http://www.opencores.org/mailinglists.shtml" TARGET="_top">Mailing
lists</A> | <A HREF="http://www.opencores.org/ml-archive/cores/maillist.shtml"
TARGET="_top">ML-archive</A> ] [ <A HREF="http://www.opencores.org/mirrors.shtml"
TARGET="_top">Mirrors</A> ] [ <A HREF="http://www.opencores.org/sponsors.shtml"
TARGET="_top">Sponsors</A> ]</FONT></CENTER></TD>
</TR>
</TABLE></CENTER></TD>
</TR>
<TR VALIGN="TOP">
<TD><TABLE BORDER="0" CELLSPACING="0" CELLPADDING="5" WIDTH="100%">
<TR VALIGN="TOP">
<TD BGCOLOR="#f8f8f0"><TABLE BORDER="0" CELLPADDING="8" CELLSPACING="2">
<TR>
<TD>
<P><STRONG><FONT SIZE="-1">Comm Controllers</FONT></STRONG> <BR>
<FONT SIZE="-1"> <A HREF="http://www.opencores.org/wanted.shtml"
TARGET="_top">ATM AALx</A></FONT> <BR>
<FONT SIZE="-1"> <A HREF="http://www.opencores.org/wanted.shtml"
TARGET="_top">Eth MAC 10Mbps</A></FONT> <BR>
<FONT SIZE="-1"> <A HREF="http://www.opencores.org/wanted.shtml"
TARGET="_top">FireWire</A></FONT> <BR>
<FONT SIZE="-1"> <A HREF="http://www.opencores.org/wanted.shtml"
TARGET="_top">IP Engine</A></FONT> <BR>
<FONT SIZE="-1"> <A HREF="http://www.opencores.org/cores/uart/"
TARGET="_top">Serial UART</A></FONT> <BR>
<FONT SIZE="-1"> <A HREF="http://www.opencores.org/cores/usb/"
TARGET="_top">USB Controller</A></FONT></P>
<P><STRONG><FONT SIZE="-1">DSP Cores</FONT></STRONG> <BR>
<FONT SIZE="-1"> <A HREF="http://www.opencores.org/wanted.shtml"
TARGET="_top">FIR Filter</A></FONT> <BR>
<FONT SIZE="-1"> <A HREF="http://www.opencores.org/wanted.shtml"
TARGET="_top">MAC unit</A></FONT></P>
<P><STRONG><FONT SIZE="-1">Microprocessors</FONT></STRONG> <BR>
<FONT SIZE="-1"> <A HREF="http://www.opencores.org/cores/or1k/"
TARGET="_top">OpenRISC 1000</A></FONT> <BR>
<FONT SIZE="-1"> <A HREF="http://www.opencores.org/cores/or2k/"
TARGET="_top">OpenRISC 2000</A></FONT></P>
<P><STRONG><FONT SIZE="-1">System Controllers</FONT></STRONG>
<BR>
<FONT SIZE="-1"> <A HREF="http://www.opencores.org/wanted.shtml"
TARGET="_top">ATA-3 (EIDE)</A></FONT> <BR>
<FONT SIZE="-1"> <A HREF="http://www.opencores.org/wanted.shtml"
TARGET="_top">PCI 32 Bridge</A></FONT> <BR>
<FONT SIZE="-1"> <A HREF="http://www.opencores.org/cores/pci64/"
TARGET="_top">PCI 64 Bridge</A></FONT> <BR>
<FONT SIZE="-1"> <A HREF="http://www.opencores.org/wanted.shtml"
TARGET="_top">SDRAM Controller</A></FONT></P>
<P><STRONG><FONT SIZE="-1">Video Controllers</FONT></STRONG>
<BR>
<FONT SIZE="-1"> <A HREF="http://www.opencores.org/wanted.shtml"
TARGET="_top">CRT (VGA)</A></FONT> <BR>
<FONT SIZE="-1"> <A HREF="http://www.opencores.org/wanted.shtml"
TARGET="_top">LCD</A></FONT></P>
<P><STRONG><FONT SIZE="-1">Prototype Boards</FONT></STRONG> <BR>
<FONT SIZE="-1"> <A HREF="http://www.opencores.org/cores/mfpga/"
TARGET="_top">Micro FPGA board</A></FONT> <BR>
<FONT SIZE="-1"> <A HREF="http://www.opencores.org/cores/sfpga/"
TARGET="_top">Super FPGA board</A></FONT>
</TD>
</TR>
</TABLE></TD>
<TD VALIGN="TOP"><TABLE CELLPADDING="5" BORDER="0" CELLSPACING="2">
<TR>
<TD VALIGN="TOP">
<P><B><FONT COLOR="#bf0000" SIZE="+2" FACE="Helvetica, Arial">Project
Name: Synchronous-DRAM Controller</FONT></B></P>
<P><B><FONT SIZE="+1">Description</FONT></B></P>
<P>The Synchronous-DRAM controller core allows any asynchronous
bus masters, such as most Intel microcontroller and x86 processors,
to effortlessly interface to a large capacity SDRAM. By default
the core is configured to work with 2-bank x 512-Word x 16-bit
SDRAMs such as NEC uPD451616A, Samsung KM416S1120D, OKIMSM56V16160D.
Easy modifications allows the core to work with different capacity
SDRAMs. Most of the critical parameters are defines in a global
include file allowing easy reconfigurability of the core.</P>
<P>The core handles much of the low level functions such as address
demultiplexing, refresh generation and busy status generation.
In addtion, the non-trivial powerup initialization sequence is
also handled transparently to the host. Flexible refresh generation
permits burst refresh, normal refresh or everything in between.
The SDRAM mode-register can also be reprogrammed on the fly by
the host, although the core uses a default value upon powerup.</P>
<P>The core also includes a set of synthesiable "test"
modules. When enabled for compilation, these test modules becomes
a host to the SDRAM controller and issues a series of read/write
test sequences to the SDRAM. This allows designers working on
FPGA/CPLD platforms to turn the SDRAM controller core into a
"stand-alone" SDRAM tester. </P>
<P>The core has been sucessfully tested with a Samsung KM416S1120D
SDRAM on Altera Flex10K20 FPGA and :Lattice isp3256 CPLD devices
(using the built-in tester).</P>
<P> </P>
<P><CENTER><IMG SRC="intefacing%20block%20diagram.gif" WIDTH="681"
HEIGHT="348" ALIGN="BOTTOM" BORDER="0" NATURALSIZEFLAG="0"></CENTER></P>
<P>Current Status:</P>
<UL>
<LI>Initial release available in CVS for download.
<LI>Working on the specification documentation.
</UL>
<P>Maintainer(s):</P>
<UL>
<P>SDRAM development team
</UL>
<P>Author(s):</P>
<UL>
<P>SDRAM development team
</UL>
<P>Mailing-list:</P>
<UL>
<P><A HREF="mailto:cores@opencores.org_NOSPAM">cores@opencores.org_NOSPAM</ul></A>
</UL>
</TD>
</TR>
</TABLE></TD>
</TR>
<TR>
<TD BGCOLOR="#f8f8f0">
<P><CENTER><HR WIDTH="90%"><FONT SIZE="-1"><A HREF="mailto:webmaster@opencores.org_NOSPAM">webmaster</A></FONT></CENTER></TD>
<TD VALIGN="BOTTOM"><TABLE CELLSPACING="0" CELLPADDING="4" BORDER="0"
WIDTH="100%" BGCOLOR="#f0f0f0">
<TR>
<TD ALIGN="RIGHT"><I><FONT SIZE="-1">Copyright © 1999 OPENCORES.ORG.
All rights reserved.</FONT></I></TD>
</TR>
</TABLE></TD>
</TR>
</TABLE></TD>
</TR>
</TABLE>
</BODY>
</HTML>