Subversion Repositories sdram_controller

<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <header>
    <!-- ISE source project file created by Project Navigator.             -->
    <!--                                                                   -->
    <!-- This file contains project source information including a list of -->
    <!-- project source files, project and process properties.  This file, -->
    <!-- along with the project source files, is sufficient to open and    -->
    <!-- implement in ISE Project Navigator.                               -->
    <!--                                                                   -->
    <!-- Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved. -->
  </header>

  <version xil_pn:ise_version="11.1" xil_pn:schema_version="2"/>

  <files>
    <file xil_pn:name="../../scratch.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
    </file>
    <file xil_pn:name="../../sdram.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
    </file>
    <file xil_pn:name="../../sdram_support.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
    </file>
    <file xil_pn:name="scratch.ucf" xil_pn:type="FILE_UCF">
      <association xil_pn:name="Implementation"/>
    </file>
    <file xil_pn:name="../../scratch_isim_tb.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="PostRouteSimulation"/>
      <association xil_pn:name="PostMapSimulation"/>
      <association xil_pn:name="PostTranslateSimulation"/>
    </file>
    <file xil_pn:name="../../ddr.v" xil_pn:type="FILE_VERILOG">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="PostRouteSimulation"/>
      <association xil_pn:name="PostMapSimulation"/>
      <association xil_pn:name="PostTranslateSimulation"/>
    </file>
    <file xil_pn:name="../../ddr_parameters.vh" xil_pn:type="FILE_VERILOG">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="PostRouteSimulation"/>
      <association xil_pn:name="PostMapSimulation"/>
      <association xil_pn:name="PostTranslateSimulation"/>
    </file>
    <file xil_pn:name="../../sdram_init.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
    </file>
    <file xil_pn:name="../../sdram_writer.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
    </file>
    <file xil_pn:name="../../sdram_reader.vhd" xil_pn:type="FILE_VHDL">
      <association xil_pn:name="BehavioralSimulation"/>
      <association xil_pn:name="Implementation"/>
    </file>
  </files>

  <properties>
    <property xil_pn:name="Constraints Entry" xil_pn:value="Text Editor"/>
    <property xil_pn:name="Device" xil_pn:value="xc3s500e"/>
    <property xil_pn:name="Device Family" xil_pn:value="Spartan3E"/>
    <property xil_pn:name="Fitter Report Format" xil_pn:value="HTML"/>
    <property xil_pn:name="Generate Multiple Hierarchical Netlist Files" xil_pn:value="true"/>
    <property xil_pn:name="Generate Post-Place &amp; Route Simulation Model" xil_pn:value="true"/>
    <property xil_pn:name="Generate RTL Schematic" xil_pn:value="No"/>
    <property xil_pn:name="Implementation Top" xil_pn:value="Architecture|scratch|impl"/>
    <property xil_pn:name="Implementation Top Instance Path" xil_pn:value="/scratch"/>
    <property xil_pn:name="Optimization Strategy (Cover Mode)" xil_pn:value="Speed"/>
    <property xil_pn:name="PROP_BehavioralSimTop" xil_pn:value="Architecture|scratch_isim_tb|behavior"/>
    <property xil_pn:name="PROP_DesignName" xil_pn:value="SDRAM_TB"/>
    <property xil_pn:name="PROP_PostParSimTop" xil_pn:value="Architecture|scratch_isim_tb|behavior"/>
    <property xil_pn:name="Package" xil_pn:value="fg320"/>
    <property xil_pn:name="Place &amp; Route Effort Level (Overall)" xil_pn:value="High"/>
    <property xil_pn:name="Preferred Language" xil_pn:value="VHDL"/>
    <property xil_pn:name="Resource Sharing" xil_pn:value="false"/>
    <property xil_pn:name="Selected Simulation Root Source Node Behavioral" xil_pn:value="Architecture|scratch_isim_tb|behavior"/>
    <property xil_pn:name="Selected Simulation Root Source Node Post-Route" xil_pn:value="Module|ddr"/>
    <property xil_pn:name="Simulation Run Time Par" xil_pn:value="200 us"/>
    <property xil_pn:name="Simulator" xil_pn:value="ISim (VHDL/Verilog)"/>
    <property xil_pn:name="Speed Grade" xil_pn:value="-4"/>
    <property xil_pn:name="Synthesis Tool" xil_pn:value="XST (VHDL/Verilog)"/>
    <property xil_pn:name="Top-Level Source Type" xil_pn:value="HDL"/>
    <property xil_pn:name="Verbose Property Persistence" xil_pn:value="false"/>
  </properties>

  <bindings>
    <binding xil_pn:location="/scratch" xil_pn:name="scratch.ucf"/>
  </bindings>

  <libraries/>

  <partitions>
    <partition xil_pn:name="/scratch"/>
  </partitions>

</project>