URL
https://opencores.org/ocsvn/sgmii/sgmii/trunk
Subversion Repositories sgmii
[/] [sgmii/] [trunk/] [build/] [OpenCore_MAC/] [TECH/] [altera/] [clk_mux.v] - Rev 26
Compare with Previous | Blame | View Log
// megafunction wizard: %ALTCLKCTRL% // GENERATION: STANDARD // VERSION: WM1.0 // MODULE: altclkctrl // ============================================================ // File Name: clk_mux.v // Megafunction Name(s): // altclkctrl // // Simulation Library Files(s): // arriaii // ============================================================ // ************************************************************ // THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE! // // 9.0 Build 235 06/17/2009 SP 2 SJ Full Version // ************************************************************ //Copyright (C) 1991-2009 Altera Corporation //Your use of Altera Corporation's design tools, logic functions //and other software and tools, and its AMPP partner logic //functions, and any output files from any of the foregoing //(including device programming or simulation files), and any //associated documentation or information are expressly subject //to the terms and conditions of the Altera Program License //Subscription Agreement, Altera MegaCore Function License //Agreement, or other applicable license agreement, including, //without limitation, that your use is for the sole purpose of //programming logic devices manufactured by Altera and sold by //Altera or its authorized distributors. Please refer to the //applicable agreement for further details. //altclkctrl CBX_AUTO_BLACKBOX="ALL" CLOCK_TYPE="AUTO" DEVICE_FAMILY="Arria II GX" USE_GLITCH_FREE_SWITCH_OVER_IMPLEMENTATION="OFF" clkselect ena inclk outclk //VERSION_BEGIN 9.0SP2 cbx_altclkbuf 2008:07:07:05:29:15:SJ cbx_cycloneii 2008:05:19:10:57:37:SJ cbx_lpm_add_sub 2009:05:07:10:25:28:SJ cbx_lpm_compare 2009:02:03:01:43:16:SJ cbx_lpm_decode 2008:05:19:10:39:27:SJ cbx_lpm_mux 2009:03:31:01:01:28:SJ cbx_mgl 2009:02:26:16:06:21:SJ cbx_stratix 2008:09:18:16:08:35:SJ cbx_stratixii 2008:11:14:16:08:42:SJ cbx_stratixiii 2009:05:12:13:36:56:SJ VERSION_END // synthesis VERILOG_INPUT_VERSION VERILOG_2001 // altera message_off 10463 //synthesis_resources = clkctrl 1 //synopsys translate_off `timescale 1 ps / 1 ps //synopsys translate_on module clk_mux_altclkctrl_3ne ( clkselect, ena, inclk, outclk) ; input [1:0] clkselect; input ena; input [3:0] inclk; output outclk; `ifndef ALTERA_RESERVED_QIS // synopsys translate_off `endif tri0 [1:0] clkselect; tri1 ena; tri0 [3:0] inclk; `ifndef ALTERA_RESERVED_QIS // synopsys translate_on `endif wire wire_sd1_outclk; wire wire_sd2_outclk; wire [1:0] clkselect_wire; wire [3:0] inclk_wire; arriaii_clkena sd1 ( .ena(ena), .enaout(), .inclk(wire_sd2_outclk), .outclk(wire_sd1_outclk) // synopsys translate_off , .devclrn(1'b1), .devpor(1'b1) // synopsys translate_on ); defparam sd1.clock_type = "AUTO", sd1.ena_register_mode = "falling edge", sd1.lpm_type = "arriaii_clkena"; arriaii_clkselect sd2 ( .clkselect(clkselect_wire), .inclk(inclk_wire), .outclk(wire_sd2_outclk)); assign clkselect_wire = {clkselect}, inclk_wire = {inclk}, outclk = wire_sd1_outclk; endmodule //clk_mux_altclkctrl_3ne //VALID FILE // synopsys translate_off `timescale 1 ps / 1 ps // synopsys translate_on module clk_mux ( clkselect, inclk0x, inclk1x, outclk); input clkselect; input inclk0x; input inclk1x; output outclk; `ifndef ALTERA_RESERVED_QIS // synopsys translate_off `endif tri0 clkselect; `ifndef ALTERA_RESERVED_QIS // synopsys translate_on `endif wire sub_wire0; wire sub_wire1 = 1'h1; wire [1:0] sub_wire5 = 2'h0; wire [0:0] sub_wire8 = 1'h0; wire sub_wire4 = inclk1x; wire outclk = sub_wire0; wire sub_wire2 = inclk0x; wire [3:0] sub_wire3 = {sub_wire5, sub_wire4, sub_wire2}; wire sub_wire6 = clkselect; wire [1:0] sub_wire7 = {sub_wire8, sub_wire6}; clk_mux_altclkctrl_3ne clk_mux_altclkctrl_3ne_component ( .ena (sub_wire1), .inclk (sub_wire3), .clkselect (sub_wire7), .outclk (sub_wire0)); endmodule // ============================================================ // CNX file retrieval info // ============================================================ // Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Arria II GX" // Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0" // Retrieval info: PRIVATE: clock_inputs NUMERIC "2" // Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Arria II GX" // Retrieval info: CONSTANT: USE_GLITCH_FREE_SWITCH_OVER_IMPLEMENTATION STRING "OFF" // Retrieval info: CONSTANT: clock_type STRING "AUTO" // Retrieval info: USED_PORT: clkselect 0 0 0 0 INPUT GND "clkselect" // Retrieval info: USED_PORT: inclk0x 0 0 0 0 INPUT NODEFVAL "inclk0x" // Retrieval info: USED_PORT: inclk1x 0 0 0 0 INPUT NODEFVAL "inclk1x" // Retrieval info: USED_PORT: outclk 0 0 0 0 OUTPUT NODEFVAL "outclk" // Retrieval info: CONNECT: @clkselect 0 0 1 1 GND 0 0 0 0 // Retrieval info: CONNECT: @inclk 0 0 1 1 inclk1x 0 0 0 0 // Retrieval info: CONNECT: @inclk 0 0 1 0 inclk0x 0 0 0 0 // Retrieval info: CONNECT: @clkselect 0 0 1 0 clkselect 0 0 0 0 // Retrieval info: CONNECT: @inclk 0 0 2 2 GND 0 0 2 0 // Retrieval info: CONNECT: outclk 0 0 0 0 @outclk 0 0 0 0 // Retrieval info: CONNECT: @ena 0 0 0 0 VCC 0 0 0 0 // Retrieval info: GEN_FILE: TYPE_NORMAL clk_mux.v TRUE // Retrieval info: GEN_FILE: TYPE_NORMAL clk_mux.inc FALSE // Retrieval info: GEN_FILE: TYPE_NORMAL clk_mux.cmp FALSE // Retrieval info: GEN_FILE: TYPE_NORMAL clk_mux.bsf TRUE // Retrieval info: GEN_FILE: TYPE_NORMAL clk_mux_inst.v FALSE // Retrieval info: GEN_FILE: TYPE_NORMAL clk_mux_bb.v FALSE // Retrieval info: LIB_FILE: arriaii