OpenCores
URL https://opencores.org/ocsvn/simple_agc/simple_agc/trunk

Subversion Repositories simple_agc

[/] [simple_agc/] [trunk/] [Makefile] - Rev 2

Compare with Previous | Blame | View Log


SIMCOMPILER = iverilog
SIMULATOR = vvp
VIEWER = gtkwave


SIMCOMPFLAGS = -v -o
SIMFLAGS = -v


SRCS = $(wildcard *.v)
TBSRCS = $(filter %_tb.v, $(SRCS))
MODSRCS = $(filter-out %_tb.v %_incl.v, $(SRCS))
VVPS = $(patsubst %.v,%.vvp,$(TBSRCS))
VCDS = $(patsubst %_tb.v,%_tb.vcd,$(TBSRCS))

GTKCONF = $(patsubst %_tb.v,%_tb.gtkw,$(TBSRCS))

all: disp

sim: $(VCDS)

$(VVPS): %.vvp: %.v $(MODSRCS)
        $(SIMCOMPILER) $(SIMCOMPFLAGS) $(VVPS) $^ 

$(VCDS): %_tb.vcd: %_tb.vvp
        $(SIMULATOR) $(SIMFLAGS) $<
        
disp: $(VCDS)
        $(VIEWER) -O /dev/null $(VCDS) $(GTKCONF) &

                
clean:
        rm -f $(wildcard *.vvp) $(wildcard *.vcd)

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.