OpenCores
URL https://opencores.org/ocsvn/single-14-segment-display-driver-w-decoder/single-14-segment-display-driver-w-decoder/trunk

Subversion Repositories single-14-segment-display-driver-w-decoder

[/] [single-14-segment-display-driver-w-decoder/] [trunk/] [Project/] [Lattice_FPGA_Build/] [impl1/] [DisplayDriverwDecoder_impl1.mrp] - Rev 5

Go to most recent revision | Compare with Previous | Blame | View Log


     Lattice Mapping Report File for Design Module 'DisplayDriverWrapper'


Design Information
------------------

Command line:   map -a ECP5UM5G -p LFE5UM5G-45F -t CABGA381 -s 8 -oc Commercial
     DisplayDriverwDecoder_impl1.ngd -o DisplayDriverwDecoder_impl1_map.ncd -pr
     DisplayDriverwDecoder_impl1.prf -mp DisplayDriverwDecoder_impl1.mrp -lpf C:
     /Projects/single-14-segment-display-driver-w-decoder/Project/Lattice_FPGA_B
     uild/impl1/DisplayDriverwDecoder_impl1_synplify.lpf -lpf C:/Projects/single
     -14-segment-display-driver-w-decoder/Project/Lattice_FPGA_Build/DisplayDriv
     erwDecoder.lpf -gui -msgset C:/Projects/single-14-segment-display-driver-w-
     decoder/Project/Lattice_FPGA_Build/promote.xml 
Target Vendor:  LATTICE
Target Device:  LFE5UM5G-45FCABGA381
Target Performance:   8
Mapper:  sa5p00g,  version:  Diamond (64-bit) 3.8.0.115.3
Mapped on:  01/13/17  00:54:48

Design Summary
--------------

   Number of registers:      0 out of 44457 (0%)
      PFU registers:            0 out of 43848 (0%)
      PIO registers:            0 out of   609 (0%)
   Number of SLICEs:         0 out of 21924 (0%)
      SLICEs as Logic/ROM:      0 out of 21924 (0%)
      SLICEs as RAM:            0 out of 16443 (0%)
      SLICEs as Carry:          0 out of 21924 (0%)
   Number of LUT4s:          0 out of 43848 (0%)
      Number used as logic LUTs:          0
      Number used as distributed RAM:     0
      Number used as ripple logic:        0
      Number used as shift registers:     0
   Number of PIO sites used: 16 out of 203 (8%)
   Number of block RAMs:  0 out of 108 (0%)
   Number of GSRs:  0 out of 1 (0%)
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   DTR used :   No
   Number of Dynamic Bank Controller (BCINRD):  0 out of 4 (0%)
   Number of Dynamic Bank Controller (BCLVDSOB):  0 out of 4 (0%)
   Number of DCC:  0 out of 60 (0%)
   Number of DCS:  0 out of 2 (0%)
   Number of PLLs:  0 out of 4 (0%)
   Number of DDRDLLs:  0 out of 4 (0%)
   Number of CLKDIV:  0 out of 4 (0%)
   Number of ECLKSYNC:  0 out of 10 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Number of DCUs:  0 out of 2 (0%)
   Number of DCU Channels:  0 out of 4 (0%)
   Number of EXTREFs:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.


                                    Page 1




Design:  DisplayDriverWrapper                          Date:  01/13/17  00:54:48

Design Summary (cont)
---------------------
        Number Of Mapped DSP Components:
   --------------------------------
   MULT18X18D          0
   MULT9X9D            0
   ALU54B              0
   ALU24B              0
   PRADD18A            0
   PRADD9A             0
   --------------------------------
   Number of Used DSP MULT Sites:  0 out of 144 (0 %)
   Number of Used DSP ALU Sites:  0 out of 72 (0 %)
   Number of Used DSP PRADD Sites:  0 out of 144 (0 %)
   Number of clocks:  0
   Number of Clock Enables:  0
   Number of LSRs:  0
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:




   Number of warnings:  1
   Number of errors:    0
     

Design Errors/Warnings
----------------------

WARNING - map: IO buffer missing for top level port button...logic will be
     discarded.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| disp_data[0]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| disp_sel            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| disp_data[14]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| disp_data[13]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| disp_data[12]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| disp_data[11]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| disp_data[10]       | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| disp_data[9]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| disp_data[8]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

                                    Page 2




Design:  DisplayDriverWrapper                          Date:  01/13/17  00:54:48

IO (PIO) Attributes (cont)
--------------------------
| disp_data[7]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| disp_data[6]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| disp_data[5]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| disp_data[4]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| disp_data[3]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| disp_data[2]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| disp_data[1]        | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block GSR_INST undriven or does not drive anything - clipped.
Block rst_pad undriven or does not drive anything - clipped.
Block DDwD_Top/VCC undriven or does not drive anything - clipped.
Block DDwD_Top/ascii_reg[5] undriven or does not drive anything - clipped.
Block DDwD_Top/ascii_reg[4] undriven or does not drive anything - clipped.
Block DDwD_Top/ascii_reg[3] undriven or does not drive anything - clipped.
Block DDwD_Top/ascii_reg[2] undriven or does not drive anything - clipped.
Block DDwD_Top/ascii_reg[1] undriven or does not drive anything - clipped.
Block DDwD_Top/ascii_reg[0] undriven or does not drive anything - clipped.
Block DDwD_Top/ascii_reg[7] undriven or does not drive anything - clipped.
Block DDwD_Top/ascii_reg[6] undriven or does not drive anything - clipped.
Block clk_pad undriven or does not drive anything - clipped.
Signal GND undriven or does not drive anything - clipped.
Signal VCC undriven or does not drive anything - clipped.
Signal rst undriven or does not drive anything - clipped.
Signal DDwD_Top/ascii_reg[5] undriven or does not drive anything - clipped.
Signal DDwD_Top/ascii_reg[4] undriven or does not drive anything - clipped.
Signal DDwD_Top/ascii_reg[3] undriven or does not drive anything - clipped.
Signal DDwD_Top/ascii_reg[2] undriven or does not drive anything - clipped.
Signal DDwD_Top/ascii_reg[1] undriven or does not drive anything - clipped.
Signal DDwD_Top/ascii_reg[0] undriven or does not drive anything - clipped.
Signal DDwD_Top/ascii_reg[7] undriven or does not drive anything - clipped.
Signal rst_c undriven or does not drive anything - clipped.
Signal DDwD_Top/ascii_reg[6] undriven or does not drive anything - clipped.
Signal clk_c undriven or does not drive anything - clipped.
Signal clk undriven or does not drive anything - clipped.
Block GND was optimized away.
Block VCC was optimized away.

Memory Usage
------------


     





                                    Page 3




Design:  DisplayDriverWrapper                          Date:  01/13/17  00:54:48

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 60 MB
        




















































                                    Page 4


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights
     reserved.

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.