Subversion Repositories socgen

<?xml version="1.0" encoding="UTF-8"?>
<!--
//                                                                        //
// Author : John Eaton  Ouabache Designworks                              //
//                                                                        //
//   Copyright (C) 2010 Authors and OPENCORES.ORG                         //
//                                                                        //
//   This source file may be used and distributed without                 //
//   restriction provided that this copyright statement is not            //
//   removed from the file and that any derivative work contains          //
//   the original copyright notice and the associated disclaimer.         //
//                                                                        //
//   This source file is free software; you can redistribute it           //
//   and/or modify it under the terms of the GNU Lesser General           //
//   Public License as published by the Free Software Foundation;         //
//   either version 2.1 of the License, or (at your option) any           //
//   later version.                                                       //
//                                                                        //
//   This source is distributed in the hope that it will be               //
//   useful, but WITHOUT ANY WARRANTY; without even the implied           //
//   warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR              //
//   PURPOSE. See the GNU Lesser General Public License for more          //
//   details.                                                             //
//                                                                        //
//   You should have received a copy of the GNU Lesser General            //
//   Public License along with this source; if not, download it           //
//   from http://www.opencores.org/lgpl.shtml                             //
//                                                                        //
-->
<spirit:design 
xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"
xmlns:socgen="http://opencores.org"
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009
http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009/index.xsd">

<spirit:vendor>opencores.org</spirit:vendor>
<spirit:library>Mos6502</spirit:library>
<spirit:name>T6502</spirit:name>
<spirit:version>ctrl.design</spirit:version>  




<spirit:adHocConnections>


    <spirit:adHocConnection>
      <spirit:name>clk</spirit:name>
      <spirit:externalPortReference spirit:portRef="clk"/>
      <spirit:internalPortReference spirit:componentRef="pg00_ram_l" spirit:portRef="clk"/>
      <spirit:internalPortReference spirit:componentRef="pg00_ram_h" spirit:portRef="clk"/>
    </spirit:adHocConnection>



    <spirit:adHocConnection  spirit:tiedValue="1'b1">
      <spirit:internalPortReference spirit:componentRef="pg00_ram_l" spirit:portRef="cs"/>
      <spirit:internalPortReference spirit:componentRef="pg00_ram_h" spirit:portRef="cs"/>
    </spirit:adHocConnection>



    <spirit:adHocConnection>
      <spirit:name>pg0_add</spirit:name>
      <spirit:externalPortReference spirit:portRef="pg0_add"  spirit:left="7"   spirit:right="1"      />
      <spirit:internalPortReference spirit:componentRef="pg00_ram_l" spirit:portRef="raddr"/>
      <spirit:internalPortReference spirit:componentRef="pg00_ram_h" spirit:portRef="raddr"/>
      <spirit:internalPortReference spirit:componentRef="pg00_ram_l" spirit:portRef="waddr"/>
      <spirit:internalPortReference spirit:componentRef="pg00_ram_h" spirit:portRef="waddr"/>
    </spirit:adHocConnection>






    <spirit:adHocConnection>
      <spirit:name>pg00_ram_rd</spirit:name>
      <spirit:externalPortReference spirit:portRef="pg0_ram_rd"/>
      <spirit:internalPortReference spirit:componentRef="pg00_ram_l" spirit:portRef="rd"/>
      <spirit:internalPortReference spirit:componentRef="pg00_ram_h" spirit:portRef="rd"/>
    </spirit:adHocConnection>



    <spirit:adHocConnection>
      <spirit:name>mem_rdata</spirit:name>
      <spirit:externalPortReference spirit:portRef="mem_rdata"  spirit:left="7"   spirit:right="0"      />
      <spirit:internalPortReference spirit:componentRef="pg00_ram_l" spirit:portRef="rdata"/>
    </spirit:adHocConnection>


    <spirit:adHocConnection>
      <spirit:name>mem_rdata</spirit:name>
      <spirit:externalPortReference spirit:portRef="mem_rdata"  spirit:left="15"   spirit:right="8"      />
      <spirit:internalPortReference spirit:componentRef="pg00_ram_h" spirit:portRef="rdata"/>
    </spirit:adHocConnection>



    <spirit:adHocConnection>
      <spirit:name>mem_wdata</spirit:name>
      <spirit:externalPortReference spirit:portRef="mem_rdata"  spirit:left="7"   spirit:right="0"      />
      <spirit:internalPortReference spirit:componentRef="pg00_ram_l" spirit:portRef="wdata"/>
    </spirit:adHocConnection>


    <spirit:adHocConnection>
      <spirit:name>mem_wdata</spirit:name>
      <spirit:externalPortReference spirit:portRef="mem_rdata"  spirit:left="15"   spirit:right="8"      />
      <spirit:internalPortReference spirit:componentRef="pg00_ram_h" spirit:portRef="wdata"/>
    </spirit:adHocConnection>








    <spirit:adHocConnection>
      <spirit:name>pg00_ram_l_wr</spirit:name>
      <spirit:externalPortReference spirit:portRef="pg0_ram_l_wr"/>
      <spirit:internalPortReference spirit:componentRef="pg00_ram_l" spirit:portRef="wr"/>
    </spirit:adHocConnection>


    <spirit:adHocConnection>
      <spirit:name>pg00_ram_h_wr</spirit:name>
      <spirit:externalPortReference spirit:portRef="pg0_ram_h_wr"/>
      <spirit:internalPortReference spirit:componentRef="pg00_ram_h" spirit:portRef="wr"/>
    </spirit:adHocConnection>




</spirit:adHocConnections>



<spirit:componentInstances>



<spirit:componentInstance>
<spirit:instanceName>pg00_ram_l</spirit:instanceName>
<spirit:componentRef spirit:vendor="opencores.org" spirit:library="cde" spirit:name="sram" spirit:version="dp"/>
<spirit:configurableElementValues>
<spirit:configurableElementValue spirit:referenceId="WIDTH">PG0_WIDTH</spirit:configurableElementValue>
<spirit:configurableElementValue spirit:referenceId="ADDR">PG0_ADDR</spirit:configurableElementValue>
<spirit:configurableElementValue spirit:referenceId="WORDS">PG0_WORDS</spirit:configurableElementValue>
<spirit:configurableElementValue spirit:referenceId="WRITETHRU">PG0_WRITETHRU</spirit:configurableElementValue>
</spirit:configurableElementValues>
</spirit:componentInstance>




<spirit:componentInstance>
<spirit:instanceName>pg00_ram_h</spirit:instanceName>
<spirit:componentRef spirit:vendor="opencores.org" spirit:library="cde" spirit:name="sram" spirit:version="dp"/>
<spirit:configurableElementValues>
<spirit:configurableElementValue spirit:referenceId="WIDTH">PG0_WIDTH</spirit:configurableElementValue>
<spirit:configurableElementValue spirit:referenceId="ADDR">PG0_ADDR</spirit:configurableElementValue>
<spirit:configurableElementValue spirit:referenceId="WORDS">PG0_WORDS</spirit:configurableElementValue>
<spirit:configurableElementValue spirit:referenceId="WRITETHRU">PG0_WRITETHRU</spirit:configurableElementValue>
</spirit:configurableElementValues>
</spirit:componentInstance>


</spirit:componentInstances>











</spirit:design>