OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [Mos6502/] [ip/] [cpu/] [sim/] [icarus/] [inst_2_test/] [wave.sav] - Rev 131

Compare with Previous | Blame | View Log

[*]
[*] GTKWave Analyzer v3.3.40 (w)1999-2012 BSI
[*] Sun Sep 15 14:51:15 2013
[*]
[dumpfile] "/home/johne/Desktop/socgen/work/opencores.org__Mos6502/ip/cpu/sim/icarus/inst_2_test/TestBench.vcd"
[dumpfile_mtime] "Sun Sep 15 07:41:27 2013"
[dumpfile_size] 2968696
[savefile] "/home/johne/Desktop/socgen/projects/opencores.org/Mos6502/ip/cpu/sim/icarus/inst_2_test/wave.sav"
[timestart] 0
[size] 1613 1100
[pos] 37 61
*-10.000000 176780 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] TB.
[treeopen] TB.test.
[treeopen] TB.test.dut.
[sst_width] 377
[signals_width] 182
[sst_expanded] 1
[sst_vpaned_height] 309
@22
TB.test.gpio_0_out[7:0]
TB.test.gpio_1_out[7:0]
TB.test.dut.prog_counter[15:0]
TB.test.dut.prog_data[15:0]
@28
TB.test.mem_wait[1:0]
@22
TB.test.boot_rom.rdata[15:0]
TB.test.dut.addr[15:0]
TB.test.dut.alu_status[7:0]
@28
TB.test.dut.clk
TB.test.dut.enable
TB.test.dut.nmi
@22
TB.test.dut.pg0_add[7:0]
TB.test.dut.pg0_data[7:0]
@28
TB.test.dut.pg0_rd
TB.test.dut.pg0_wr
@22
TB.test.dut.prog_counter[15:0]
TB.test.dut.prog_data[15:0]
@28
TB.test.dut.rd
@22
TB.test.dut.rdata[15:0]
@28
TB.test.dut.reset
TB.test.dut.stk_pull
@22
TB.test.dut.stk_pull_data[15:0]
@28
TB.test.dut.stk_push
@22
TB.test.dut.stk_push_data[15:0]
TB.test.dut.vec_int[7:0]
TB.test.dut.wdata[7:0]
@29
TB.test.dut.wr
[pattern_trace] 1
[pattern_trace] 0

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.