OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [Mos6502/] [sw/] [prog_1_test/] [prog_1_test.asm] - Rev 131

Compare with Previous | Blame | View Log


        
       cpu 6502
           output HEX



io_base        = $8000 ;

io_gpio_0      = $02    ;
io_gpio_1      = $06    ;

io_tim0_start  = $10    ;
io_tim0_count  = $12    ;
io_tim0_end    = $14    ;

io_tim1_start  = $18    ;
io_tim1_count  = $1A    ;       
io_tim1_end    = $1C    ;

io_uart_xmt    = $20    ;
io_uart_rcv    = $22    ;       
io_uart_cnt    = $24    ;       
io_uart_stat   = $26    ;


io_pic_int     = $30    ;       
io_pic_irq_en  = $32    ;       
io_pic_nmi_en  = $34    ;       
io_pic_irq_ac  = $36    ;       
io_pic_nmi_ac  = $38    ;       

io_ps2_data    = $40    ;       
io_ps2_stat    = $42    ;       
io_ps2_cntrl   = $44    ;       
io_ps2_xpos    = $46    ;       
io_ps2_ypos    = $48    ;       


io_utim_lat    = $50    ;       
io_utim_cnt    = $52    ;       

io_vga_ascii   = $60    ;       
io_vga_addl    = $62    ;       
io_vga_addh    = $64    ;       
io_vga_cntrl   = $66    ;       
        
             * = $f000  ; assemble at $f000
               code
.start             nop
                   lda #$01
                   sta io_base+io_gpio_0
                   lda #$02
                   sta io_base+io_gpio_1
                   ldx #$55
                   txa
                   pha
                   pla
                   sta io_base+io_gpio_1
.lab_100           jmp .lab_100



     * = $fffa  ; vectors


        
     dw .start                 ;
     dw .start                 ;
     dw .start                 ;

 code
    





Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.