OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [adv_debug_sys/] [Hardware/] [adv_dbg_if/] [doc/] [sym/] [adv_dbg_if_jsp.sym] - Rev 135

Compare with Previous | Blame | View Log

v 20100214 1
B 300 0  4000 3900 3 60 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 400 4050   5 10 1 1 0 0 1 1
device=adv_dbg_if_jsp
T 400 4250 5 10 1 1 0 0 1 1
refdes=U?
T 400 4400    0 10 0 1 0 0 1 1
vendor=opencores.org
T 400 4400    0 10 0 1 0 0 1 1
library=adv_debug_sys
T 400 4400    0 10 0 1 0 0 1 1
component=adv_dbg_if
T 400 4400    0 10 0 1 0 0 1 1
version=jsp
P 300 200 0 200 10 1 1 
{
T 400 200 5 10 1 1 0 1 1 1
pinnumber=wb_jsp_sel_i[3:0]
T 400 200 5 10 0 1 0 1 1 1
pinseq=1
}
P 300 400 0 400 10 1 1 
{
T 400 400 5 10 1 1 0 1 1 1
pinnumber=wb_jsp_dat_i[31:0]
T 400 400 5 10 0 1 0 1 1 1
pinseq=2
}
P 300 600 0 600 10 1 1 
{
T 400 600 5 10 1 1 0 1 1 1
pinnumber=wb_jsp_cti_i[2:0]
T 400 600 5 10 0 1 0 1 1 1
pinseq=3
}
P 300 800 0 800 10 1 1 
{
T 400 800 5 10 1 1 0 1 1 1
pinnumber=wb_jsp_bte_i[1:0]
T 400 800 5 10 0 1 0 1 1 1
pinseq=4
}
P 300 1000 0 1000 10 1 1 
{
T 400 1000 5 10 1 1 0 1 1 1
pinnumber=wb_jsp_adr_i[31:0]
T 400 1000 5 10 0 1 0 1 1 1
pinseq=5
}
P 300 1200 0 1200 4 0 1  
{
T 400 1200 5 10 1 1 0 1 1 1 
pinnumber=wb_rst_i
T 400 1200 5 10 0 1 0 1 1 1 
pinseq=6
}
P 300 1400 0 1400 4 0 1  
{
T 400 1400 5 10 1 1 0 1 1 1 
pinnumber=wb_jsp_we_i
T 400 1400 5 10 0 1 0 1 1 1 
pinseq=7
}
P 300 1600 0 1600 4 0 1  
{
T 400 1600 5 10 1 1 0 1 1 1 
pinnumber=wb_jsp_stb_i
T 400 1600 5 10 0 1 0 1 1 1 
pinseq=8
}
P 300 1800 0 1800 4 0 1  
{
T 400 1800 5 10 1 1 0 1 1 1 
pinnumber=wb_jsp_cyc_i
T 400 1800 5 10 0 1 0 1 1 1 
pinseq=9
}
P 300 2000 0 2000 4 0 1  
{
T 400 2000 5 10 1 1 0 1 1 1 
pinnumber=wb_jsp_cab_i
T 400 2000 5 10 0 1 0 1 1 1 
pinseq=10
}
P 300 2200 0 2200 4 0 1  
{
T 400 2200 5 10 1 1 0 1 1 1 
pinnumber=wb_clk_i
T 400 2200 5 10 0 1 0 1 1 1 
pinseq=11
}
P 300 2400 0 2400 4 0 1  
{
T 400 2400 5 10 1 1 0 1 1 1 
pinnumber=update_dr_i
T 400 2400 5 10 0 1 0 1 1 1 
pinseq=12
}
P 300 2600 0 2600 4 0 1  
{
T 400 2600 5 10 1 1 0 1 1 1 
pinnumber=tdi_i
T 400 2600 5 10 0 1 0 1 1 1 
pinseq=13
}
P 300 2800 0 2800 4 0 1  
{
T 400 2800 5 10 1 1 0 1 1 1 
pinnumber=tck_i
T 400 2800 5 10 0 1 0 1 1 1 
pinseq=14
}
P 300 3000 0 3000 4 0 1  
{
T 400 3000 5 10 1 1 0 1 1 1 
pinnumber=shift_dr_i
T 400 3000 5 10 0 1 0 1 1 1 
pinseq=15
}
P 300 3200 0 3200 4 0 1  
{
T 400 3200 5 10 1 1 0 1 1 1 
pinnumber=rst_i
T 400 3200 5 10 0 1 0 1 1 1 
pinseq=16
}
P 300 3400 0 3400 4 0 1  
{
T 400 3400 5 10 1 1 0 1 1 1 
pinnumber=debug_select_i
T 400 3400 5 10 0 1 0 1 1 1 
pinseq=17
}
P 300 3600 0 3600 4 0 1  
{
T 400 3600 5 10 1 1 0 1 1 1 
pinnumber=capture_dr_i
T 400 3600 5 10 0 1 0 1 1 1 
pinseq=18
}
P 4300 200 4600 200 10 1 1
{
T 4200 200 5  10 1 1 0 7 1 1 
pinnumber=wb_jsp_dat_o[31:0]
T 4200 200 5  10 0 1 0 7 1 1 
pinseq=19
}
P 4300 400 4600 400 10 1 1
{
T 4200 400 5  10 1 1 0 7 1 1 
pinnumber=jsp_data_out[7:0]
T 4200 400 5  10 0 1 0 7 1 1 
pinseq=20
}
P 4300 600 4600 600 4 0 1
{
T 4200 600 5  10 1 1 0 7 1 1
pinnumber=wb_jsp_err_o
T 4300 600 5  10 0 1 0 7 1 1
pinseq=21
}
P 4300 800 4600 800 4 0 1
{
T 4200 800 5  10 1 1 0 7 1 1
pinnumber=wb_jsp_ack_o
T 4300 800 5  10 0 1 0 7 1 1
pinseq=22
}
P 4300 1000 4600 1000 4 0 1
{
T 4200 1000 5  10 1 1 0 7 1 1
pinnumber=tdo_o
T 4300 1000 5  10 0 1 0 7 1 1
pinseq=23
}
P 4300 1200 4600 1200 4 0 1
{
T 4200 1200 5  10 1 1 0 7 1 1
pinnumber=int_o
T 4300 1200 5  10 0 1 0 7 1 1
pinseq=24
}
P 4300 1400 4600 1400 4 0 1
{
T 4200 1400 5  10 1 1 0 7 1 1
pinnumber=biu_wr_strobe
T 4300 1400 5  10 0 1 0 7 1 1
pinseq=25
}

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.