URL
https://opencores.org/ocsvn/socgen/socgen/trunk
Subversion Repositories socgen
[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [io/] [ip/] [io_module/] [rtl/] [xml/] [io_module_def.xml] - Rev 131
Go to most recent revision | Compare with Previous | Blame | View Log
<?xml version="1.0" encoding="UTF-8"?><!--// //// Author : John Eaton Ouabache Designworks //// //// Copyright (C) 2010 Authors and OPENCORES.ORG //// //// This source file may be used and distributed without //// restriction provided that this copyright statement is not //// removed from the file and that any derivative work contains //// the original copyright notice and the associated disclaimer. //// //// This source file is free software; you can redistribute it //// and/or modify it under the terms of the GNU Lesser General //// Public License as published by the Free Software Foundation; //// either version 2.1 of the License, or (at your option) any //// later version. //// //// This source is distributed in the hope that it will be //// useful, but WITHOUT ANY WARRANTY; without even the implied //// warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR //// PURPOSE. See the GNU Lesser General Public License for more //// details. //// //// You should have received a copy of the GNU Lesser General //// Public License along with this source; if not, download it //// from http://www.opencores.org/lgpl.shtml //// //--><spirit:componentxmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"xmlns:socgen="http://opencores.org"xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009/index.xsd"><spirit:vendor>opencores.org</spirit:vendor><spirit:library>io</spirit:library><spirit:name>io_module</spirit:name><spirit:version>def</spirit:version> <spirit:configuration>default</spirit:configuration><spirit:busInterfaces><spirit:busInterface><spirit:name>slave_clk</spirit:name><spirit:busType spirit:vendor="opencores.org" spirit:library="Busdefs" spirit:name="clock" spirit:version="def"/><spirit:abstractionType spirit:vendor="opencores.org" spirit:library="Busdefs" spirit:name="clock" spirit:version="rtl"/><spirit:slave/><spirit:portMaps><spirit:portMap><spirit:logicalPort><spirit:name>clk</spirit:name></spirit:logicalPort><spirit:physicalPort><spirit:name>clk</spirit:name></spirit:physicalPort></spirit:portMap></spirit:portMaps></spirit:busInterface><spirit:busInterface><spirit:name>slave_reset</spirit:name><spirit:busType spirit:vendor="opencores.org" spirit:library="Busdefs" spirit:name="reset" spirit:version="def"/><spirit:abstractionType spirit:vendor="opencores.org" spirit:library="Busdefs" spirit:name="reset" spirit:version="rtl"/><spirit:slave/><spirit:portMaps><spirit:portMap><spirit:logicalPort><spirit:name>reset</spirit:name></spirit:logicalPort><spirit:physicalPort><spirit:name>reset</spirit:name></spirit:physicalPort></spirit:portMap></spirit:portMaps></spirit:busInterface><spirit:busInterface><spirit:name>slave_enable</spirit:name><spirit:busType spirit:vendor="opencores.org" spirit:library="Busdefs" spirit:name="enable" spirit:version="def"/><spirit:abstractionType spirit:vendor="opencores.org" spirit:library="Busdefs" spirit:name="enable" spirit:version="rtl"/><spirit:slave/><spirit:portMaps><spirit:portMap><spirit:logicalPort><spirit:name>enable</spirit:name></spirit:logicalPort><spirit:physicalPort><spirit:name>enable</spirit:name></spirit:physicalPort></spirit:portMap></spirit:portMaps></spirit:busInterface></spirit:busInterfaces><spirit:componentGenerators><spirit:componentGenerator><spirit:name>gen_registers</spirit:name><spirit:phase>103.0</spirit:phase><spirit:vendorExtensions><socgen:envIdentifier>common</socgen:envIdentifier></spirit:vendorExtensions><spirit:apiType>none</spirit:apiType><spirit:generatorExe>./tools/regtool/gen_registers</spirit:generatorExe><spirit:parameters><spirit:parameter><spirit:name>bus_intf</spirit:name><spirit:value>mb</spirit:value></spirit:parameter><spirit:parameter><spirit:name>dest_dir</spirit:name><spirit:value>../verilog</spirit:value></spirit:parameter></spirit:parameters></spirit:componentGenerator><spirit:componentGenerator><spirit:name>gen_verilog</spirit:name><spirit:phase>104.0</spirit:phase><spirit:apiType>none</spirit:apiType><spirit:vendorExtensions><socgen:envIdentifier>common</socgen:envIdentifier></spirit:vendorExtensions><spirit:generatorExe>./tools/verilog/gen_verilog</spirit:generatorExe><spirit:parameters><spirit:parameter><spirit:name>destination</spirit:name><spirit:value>top</spirit:value></spirit:parameter><spirit:parameter><spirit:name>dest_dir</spirit:name><spirit:value>../verilog</spirit:value></spirit:parameter></spirit:parameters></spirit:componentGenerator></spirit:componentGenerators><spirit:fileSets><spirit:fileSet><spirit:name>fs-common</spirit:name><spirit:file><spirit:logicalName></spirit:logicalName><spirit:name>../verilog/top.rtl</spirit:name><spirit:fileType>verilogSource</spirit:fileType><spirit:userFileType>fragment</spirit:userFileType></spirit:file></spirit:fileSet><spirit:fileSet><spirit:name>fs-sim</spirit:name><spirit:file><spirit:logicalName></spirit:logicalName><spirit:name>../verilog/copyright.v</spirit:name><spirit:fileType>verilogSource</spirit:fileType><spirit:userFileType>include</spirit:userFileType></spirit:file><spirit:file><spirit:logicalName></spirit:logicalName><spirit:name>../verilog/common/top</spirit:name><spirit:fileType>verilogSource</spirit:fileType><spirit:userFileType>module</spirit:userFileType></spirit:file></spirit:fileSet><spirit:fileSet><spirit:name>fs-syn</spirit:name><spirit:file><spirit:logicalName></spirit:logicalName><spirit:name>../verilog/copyright.v</spirit:name><spirit:fileType>verilogSource</spirit:fileType><spirit:userFileType>include</spirit:userFileType></spirit:file><spirit:file><spirit:logicalName></spirit:logicalName><spirit:name>../verilog/common/top</spirit:name><spirit:fileType>verilogSource</spirit:fileType><spirit:userFileType>module</spirit:userFileType></spirit:file></spirit:fileSet></spirit:fileSets><spirit:model><spirit:views><spirit:view><spirit:name>Hierarchical</spirit:name><spirit:hierarchyRef spirit:vendor="opencores.org"spirit:library="io"spirit:name="io_module"spirit:version="def.design"/></spirit:view><spirit:view><spirit:name>verilog</spirit:name><spirit:vendorExtensions><spirit:componentRef spirit:vendor="opencores.org"spirit:library="Testbench"spirit:name="toolflow"spirit:version="verilog"/></spirit:vendorExtensions></spirit:view><spirit:view><spirit:name>common</spirit:name><spirit:envIdentifier>common</spirit:envIdentifier><spirit:language>Verilog</spirit:language><spirit:modelName></spirit:modelName><spirit:fileSetRef><spirit:localName>fs-common</spirit:localName></spirit:fileSetRef></spirit:view><spirit:view><spirit:name>sim</spirit:name><spirit:envIdentifier>:*Simulation:*</spirit:envIdentifier><spirit:language>Verilog</spirit:language><spirit:modelName></spirit:modelName><spirit:fileSetRef><spirit:localName>fs-sim</spirit:localName></spirit:fileSetRef></spirit:view><spirit:view><spirit:name>syn</spirit:name><spirit:envIdentifier>:*Synthesis:*</spirit:envIdentifier><spirit:language>Verilog</spirit:language><spirit:modelName></spirit:modelName><spirit:fileSetRef><spirit:localName>fs-syn</spirit:localName></spirit:fileSetRef></spirit:view><spirit:view><spirit:name>doc</spirit:name><spirit:vendorExtensions><spirit:componentRef spirit:vendor="opencores.org"spirit:library="Testbench"spirit:name="toolflow"spirit:version="documentation"/></spirit:vendorExtensions><spirit:envIdentifier>:*Documentation:*</spirit:envIdentifier><spirit:language>Verilog</spirit:language></spirit:view></spirit:views><spirit:modelParameters><spirit:modelParameter><spirit:name>UART_PRESCALE</spirit:name><spirit:value>5'b01100</spirit:value></spirit:modelParameter><spirit:modelParameter><spirit:name>UART_PRE_SIZE</spirit:name><spirit:value>5</spirit:value></spirit:modelParameter><spirit:modelParameter><spirit:name>UART_DIV</spirit:name><spirit:value>0</spirit:value></spirit:modelParameter><spirit:modelParameter><spirit:name>BASE_WIDTH</spirit:name><spirit:value>8</spirit:value></spirit:modelParameter><spirit:modelParameter><spirit:name>ADDR_WIDTH</spirit:name><spirit:value>16</spirit:value></spirit:modelParameter><spirit:modelParameter><spirit:name>NMI_MODE</spirit:name><spirit:value>8'h00</spirit:value></spirit:modelParameter><spirit:modelParameter><spirit:name>IRQ_MODE</spirit:name><spirit:value>8'h00</spirit:value></spirit:modelParameter></spirit:modelParameters><spirit:ports><spirit:port><spirit:name>gpio_0_out</spirit:name><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName>wire</spirit:typeName></spirit:wireTypeDef></spirit:wireTypeDefs><spirit:wire><spirit:direction>out</spirit:direction><spirit:vector><spirit:left>7</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:wire></spirit:port><spirit:port><spirit:name>gpio_0_oe</spirit:name><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName>wire</spirit:typeName></spirit:wireTypeDef></spirit:wireTypeDefs><spirit:wire><spirit:direction>out</spirit:direction><spirit:vector><spirit:left>7</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:wire></spirit:port><spirit:port><spirit:name>gpio_0_in</spirit:name><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName>wire</spirit:typeName></spirit:wireTypeDef></spirit:wireTypeDefs><spirit:wire><spirit:direction>in</spirit:direction><spirit:vector><spirit:left>7</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:wire></spirit:port><spirit:port><spirit:name>gpio_1_out</spirit:name><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName>wire</spirit:typeName></spirit:wireTypeDef></spirit:wireTypeDefs><spirit:wire><spirit:direction>out</spirit:direction><spirit:vector><spirit:left>7</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:wire></spirit:port><spirit:port><spirit:name>gpio_1_oe</spirit:name><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName>wire</spirit:typeName></spirit:wireTypeDef></spirit:wireTypeDefs><spirit:wire><spirit:direction>out</spirit:direction><spirit:vector><spirit:left>7</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:wire></spirit:port><spirit:port><spirit:name>gpio_1_in</spirit:name><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName>wire</spirit:typeName></spirit:wireTypeDef></spirit:wireTypeDefs><spirit:wire><spirit:direction>in</spirit:direction><spirit:vector><spirit:left>7</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:wire></spirit:port><spirit:port><spirit:name>timer_irq</spirit:name><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName>wire</spirit:typeName></spirit:wireTypeDef></spirit:wireTypeDefs><spirit:wire><spirit:direction>out</spirit:direction><spirit:vector><spirit:left>1</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:wire></spirit:port><spirit:port><spirit:name>pic_irq</spirit:name><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName>wire</spirit:typeName></spirit:wireTypeDef></spirit:wireTypeDefs><spirit:wire><spirit:direction>out</spirit:direction></spirit:wire></spirit:port><spirit:port><spirit:name>pic_nmi</spirit:name><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName>wire</spirit:typeName></spirit:wireTypeDef></spirit:wireTypeDefs><spirit:wire><spirit:direction>out</spirit:direction></spirit:wire></spirit:port><spirit:port><spirit:name>pic_irq_in</spirit:name><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName>wire</spirit:typeName></spirit:wireTypeDef></spirit:wireTypeDefs><spirit:wire><spirit:direction>in</spirit:direction><spirit:vector><spirit:left>7</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:wire></spirit:port><spirit:port><spirit:name>vic_irq_in</spirit:name><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName>wire</spirit:typeName></spirit:wireTypeDef></spirit:wireTypeDefs><spirit:wire><spirit:direction>in</spirit:direction><spirit:vector><spirit:left>7</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:wire></spirit:port><spirit:port><spirit:name>cts_pad_in</spirit:name><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName>wire</spirit:typeName></spirit:wireTypeDef></spirit:wireTypeDefs><spirit:wire><spirit:direction>in</spirit:direction></spirit:wire></spirit:port><spirit:port><spirit:name>rts_pad_out</spirit:name><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName>wire</spirit:typeName></spirit:wireTypeDef></spirit:wireTypeDefs><spirit:wire><spirit:direction>out</spirit:direction></spirit:wire></spirit:port><spirit:port><spirit:name>rx_irq</spirit:name><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName>wire</spirit:typeName></spirit:wireTypeDef></spirit:wireTypeDefs><spirit:wire><spirit:direction>out</spirit:direction></spirit:wire></spirit:port><spirit:port><spirit:name>tx_irq</spirit:name><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName>wire</spirit:typeName></spirit:wireTypeDef></spirit:wireTypeDefs><spirit:wire><spirit:direction>out</spirit:direction></spirit:wire></spirit:port><spirit:port><spirit:name>ps2_data_avail</spirit:name><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName>wire</spirit:typeName></spirit:wireTypeDef></spirit:wireTypeDefs><spirit:wire><spirit:direction>out</spirit:direction></spirit:wire></spirit:port><spirit:port><spirit:name>y_pos</spirit:name><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName>wire</spirit:typeName></spirit:wireTypeDef></spirit:wireTypeDefs><spirit:wire><spirit:direction>out</spirit:direction><spirit:vector><spirit:left>9</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:wire></spirit:port><spirit:port><spirit:name>x_pos</spirit:name><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName>wire</spirit:typeName></spirit:wireTypeDef></spirit:wireTypeDefs><spirit:wire><spirit:direction>out</spirit:direction><spirit:vector><spirit:left>9</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:wire></spirit:port><spirit:port><spirit:name>new_packet</spirit:name><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName>wire</spirit:typeName></spirit:wireTypeDef></spirit:wireTypeDefs><spirit:wire><spirit:direction>out</spirit:direction></spirit:wire></spirit:port><spirit:port><spirit:name>ms_mid</spirit:name><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName>wire</spirit:typeName></spirit:wireTypeDef></spirit:wireTypeDefs><spirit:wire><spirit:direction>out</spirit:direction></spirit:wire></spirit:port><spirit:port><spirit:name>ms_right</spirit:name><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName>wire</spirit:typeName></spirit:wireTypeDef></spirit:wireTypeDefs><spirit:wire><spirit:direction>out</spirit:direction></spirit:wire></spirit:port><spirit:port><spirit:name>ms_left</spirit:name><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName>wire</spirit:typeName></spirit:wireTypeDef></spirit:wireTypeDefs><spirit:wire><spirit:direction>out</spirit:direction></spirit:wire></spirit:port><spirit:port><spirit:name>int_out</spirit:name><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName>wire</spirit:typeName></spirit:wireTypeDef></spirit:wireTypeDefs><spirit:wire><spirit:direction>out</spirit:direction></spirit:wire></spirit:port><spirit:port><spirit:name>vector</spirit:name><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName>wire</spirit:typeName></spirit:wireTypeDef></spirit:wireTypeDefs><spirit:wire><spirit:direction>out</spirit:direction><spirit:vector><spirit:left>7</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:wire></spirit:port><spirit:port><spirit:name>ext_ub</spirit:name><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName>wire</spirit:typeName></spirit:wireTypeDef></spirit:wireTypeDefs><spirit:wire><spirit:direction>out</spirit:direction></spirit:wire></spirit:port><spirit:port><spirit:name>ext_stb</spirit:name><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName>wire</spirit:typeName></spirit:wireTypeDef></spirit:wireTypeDefs><spirit:wire><spirit:direction>out</spirit:direction></spirit:wire></spirit:port><spirit:port><spirit:name>ext_lb</spirit:name><spirit:wireTypeDefs><spirit:wireTypeDef><spirit:typeName>wire</spirit:typeName></spirit:wireTypeDef></spirit:wireTypeDefs><spirit:wire><spirit:direction>out</spirit:direction></spirit:wire></spirit:port></spirit:ports></spirit:model><spirit:memoryMaps><spirit:memoryMap><spirit:addressUnitBits>8</spirit:addressUnitBits><spirit:name>mb</spirit:name><spirit:bank><spirit:name>mb</spirit:name><spirit:baseAddress>0x00</spirit:baseAddress><spirit:addressBlock><spirit:name>gpio</spirit:name><spirit:range>0x10</spirit:range><spirit:width>8</spirit:width><spirit:register><spirit:name>0_out</spirit:name><spirit:addressOffset>0x02</spirit:addressOffset><spirit:size>8</spirit:size><spirit:access>read-write</spirit:access></spirit:register><spirit:register><spirit:name>0_oe</spirit:name><spirit:addressOffset>0x01</spirit:addressOffset><spirit:size>8</spirit:size><spirit:access>read-write</spirit:access></spirit:register><spirit:register><spirit:name>0_in</spirit:name><spirit:addressOffset>0x00</spirit:addressOffset><spirit:size>8</spirit:size><spirit:access>read-only</spirit:access></spirit:register><spirit:register><spirit:name>1_out</spirit:name><spirit:addressOffset>0x06</spirit:addressOffset><spirit:size>8</spirit:size><spirit:access>read-write</spirit:access></spirit:register><spirit:register><spirit:name>1_oe</spirit:name><spirit:addressOffset>0x05</spirit:addressOffset><spirit:size>8</spirit:size><spirit:access>read-write</spirit:access></spirit:register><spirit:register><spirit:name>1_in</spirit:name><spirit:addressOffset>0x04</spirit:addressOffset><spirit:size>8</spirit:size><spirit:access>read-only</spirit:access></spirit:register><spirit:vendorExtensions><socgen:componentInstance>gpio</socgen:componentInstance><socgen:memoryMap>mb</socgen:memoryMap></spirit:vendorExtensions></spirit:addressBlock><spirit:addressBlock><spirit:name>timer</spirit:name><spirit:range>0x10</spirit:range><spirit:width>8</spirit:width><spirit:register><spirit:name>0_start</spirit:name><spirit:addressOffset>0x00</spirit:addressOffset><spirit:size>8</spirit:size><spirit:access>read-only</spirit:access></spirit:register><spirit:register><spirit:name>0_count</spirit:name><spirit:addressOffset>0x02</spirit:addressOffset><spirit:size>8</spirit:size><spirit:access>read-only</spirit:access></spirit:register><spirit:register><spirit:name>0_end</spirit:name><spirit:addressOffset>0x04</spirit:addressOffset><spirit:size>8</spirit:size><spirit:access>write-only</spirit:access></spirit:register><spirit:register><spirit:name>1_start</spirit:name><spirit:addressOffset>0x08</spirit:addressOffset><spirit:size>8</spirit:size><spirit:access>read-only</spirit:access></spirit:register><spirit:register><spirit:name>1_count</spirit:name><spirit:addressOffset>0x0a</spirit:addressOffset><spirit:size>8</spirit:size><spirit:access>read-only</spirit:access></spirit:register><spirit:register><spirit:name>1_end</spirit:name><spirit:addressOffset>0x0c</spirit:addressOffset><spirit:size>8</spirit:size><spirit:access>write-only</spirit:access></spirit:register><spirit:vendorExtensions><socgen:componentInstance>timer</socgen:componentInstance><socgen:memoryMap>mb</socgen:memoryMap></spirit:vendorExtensions></spirit:addressBlock><spirit:addressBlock><spirit:name>uart</spirit:name><spirit:range>0x10</spirit:range><spirit:width>8</spirit:width><spirit:register><spirit:name>xmit_data</spirit:name><spirit:addressOffset>0x00</spirit:addressOffset><spirit:size>8</spirit:size><spirit:access>write-only</spirit:access></spirit:register><spirit:register><spirit:name>rcv_data</spirit:name><spirit:addressOffset>0x02</spirit:addressOffset><spirit:size>8</spirit:size><spirit:access>read-only</spirit:access></spirit:register><spirit:register><spirit:name>cntrl</spirit:name><spirit:addressOffset>0x04</spirit:addressOffset><spirit:size>8</spirit:size><spirit:access>read-write</spirit:access></spirit:register><spirit:register><spirit:name>status</spirit:name><spirit:addressOffset>0x06</spirit:addressOffset><spirit:size>8</spirit:size><spirit:access>read-only</spirit:access></spirit:register><spirit:vendorExtensions><socgen:componentInstance>uart</socgen:componentInstance><socgen:memoryMap>mb</socgen:memoryMap></spirit:vendorExtensions></spirit:addressBlock><spirit:addressBlock><spirit:name>pic</spirit:name><spirit:range>0x10</spirit:range><spirit:width>8</spirit:width><spirit:register><spirit:name>int_in</spirit:name><spirit:addressOffset>0x00</spirit:addressOffset><spirit:size>8</spirit:size><spirit:access>read-only</spirit:access></spirit:register><spirit:register><spirit:name>irq_enable</spirit:name><spirit:addressOffset>0x02</spirit:addressOffset><spirit:size>8</spirit:size><spirit:access>read-write</spirit:access></spirit:register><spirit:register><spirit:name>nmi_enable</spirit:name><spirit:addressOffset>0x04</spirit:addressOffset><spirit:size>8</spirit:size><spirit:access>read-write</spirit:access></spirit:register><spirit:register><spirit:name>irq_act</spirit:name><spirit:addressOffset>0x06</spirit:addressOffset><spirit:size>8</spirit:size><spirit:access>read-only</spirit:access></spirit:register><spirit:register><spirit:name>nmi_act</spirit:name><spirit:addressOffset>0x08</spirit:addressOffset><spirit:size>8</spirit:size><spirit:access>read-only</spirit:access></spirit:register><spirit:vendorExtensions><socgen:componentInstance>pic</socgen:componentInstance><socgen:memoryMap>mb</socgen:memoryMap></spirit:vendorExtensions></spirit:addressBlock><spirit:addressBlock><spirit:name>ps2</spirit:name><spirit:range>0x10</spirit:range><spirit:width>8</spirit:width><spirit:register><spirit:name>data</spirit:name><spirit:addressOffset>0x00</spirit:addressOffset><spirit:size>8</spirit:size><spirit:access>read-only</spirit:access></spirit:register><spirit:register><spirit:name>wdata_buf</spirit:name><spirit:addressOffset>0x00</spirit:addressOffset><spirit:size>8</spirit:size><spirit:access>write-only</spirit:access></spirit:register><spirit:register><spirit:name>status</spirit:name><spirit:addressOffset>0x02</spirit:addressOffset><spirit:size>8</spirit:size><spirit:access>read-only</spirit:access></spirit:register><spirit:register><spirit:name>cntrl</spirit:name><spirit:addressOffset>0x04</spirit:addressOffset><spirit:size>8</spirit:size><spirit:access>read-write</spirit:access></spirit:register><spirit:register><spirit:name>x_pos</spirit:name><spirit:addressOffset>0x06</spirit:addressOffset><spirit:size>8</spirit:size><spirit:access>read-only</spirit:access></spirit:register><spirit:register><spirit:name>y_pos</spirit:name><spirit:addressOffset>0x08</spirit:addressOffset><spirit:size>8</spirit:size><spirit:access>read-only</spirit:access></spirit:register><spirit:vendorExtensions><socgen:componentInstance>ps2</socgen:componentInstance><socgen:memoryMap>mb</socgen:memoryMap></spirit:vendorExtensions></spirit:addressBlock><spirit:addressBlock><spirit:name>utimer</spirit:name><spirit:range>0x10</spirit:range><spirit:width>8</spirit:width><spirit:register><spirit:name>latch</spirit:name><spirit:addressOffset>0x00</spirit:addressOffset><spirit:size>8</spirit:size><spirit:access>read-write</spirit:access></spirit:register><spirit:register><spirit:name>count</spirit:name><spirit:addressOffset>0x02</spirit:addressOffset><spirit:size>8</spirit:size><spirit:access>read-write</spirit:access></spirit:register><spirit:vendorExtensions><socgen:componentInstance>utimer</socgen:componentInstance><socgen:memoryMap>mb</socgen:memoryMap></spirit:vendorExtensions></spirit:addressBlock><spirit:addressBlock><spirit:name>vga</spirit:name><spirit:range>0x10</spirit:range><spirit:width>8</spirit:width><spirit:register><spirit:name>ascii_data</spirit:name><spirit:addressOffset>0x00</spirit:addressOffset><spirit:size>8</spirit:size><spirit:access>write-only</spirit:access></spirit:register><spirit:register><spirit:name>add_l</spirit:name><spirit:addressOffset>0x02</spirit:addressOffset><spirit:size>8</spirit:size><spirit:access>write-only</spirit:access></spirit:register><spirit:register><spirit:name>add_h</spirit:name><spirit:addressOffset>0x04</spirit:addressOffset><spirit:size>8</spirit:size><spirit:access>write-only</spirit:access></spirit:register><spirit:register><spirit:name>vadd_l</spirit:name><spirit:addressOffset>0x02</spirit:addressOffset><spirit:size>8</spirit:size><spirit:access>read-only</spirit:access></spirit:register><spirit:register><spirit:name>vadd_h</spirit:name><spirit:addressOffset>0x04</spirit:addressOffset><spirit:size>8</spirit:size><spirit:access>read-only</spirit:access></spirit:register><spirit:register><spirit:name>cntrl</spirit:name><spirit:addressOffset>0x06</spirit:addressOffset><spirit:size>8</spirit:size><spirit:access>read-write</spirit:access></spirit:register><spirit:register><spirit:name>char_color</spirit:name><spirit:addressOffset>0x08</spirit:addressOffset><spirit:size>8</spirit:size><spirit:access>read-write</spirit:access></spirit:register><spirit:register><spirit:name>back_color</spirit:name><spirit:addressOffset>0x0a</spirit:addressOffset><spirit:size>8</spirit:size><spirit:access>read-write</spirit:access></spirit:register><spirit:register><spirit:name>cursor_color</spirit:name><spirit:addressOffset>0x0c</spirit:addressOffset><spirit:size>8</spirit:size><spirit:access>read-write</spirit:access></spirit:register><spirit:vendorExtensions><socgen:componentInstance>vga</socgen:componentInstance><socgen:memoryMap>mb</socgen:memoryMap></spirit:vendorExtensions></spirit:addressBlock><spirit:addressBlock><spirit:name>ext_mem</spirit:name><spirit:range>0x10</spirit:range><spirit:width>8</spirit:width><spirit:register><spirit:name>bank</spirit:name><spirit:addressOffset>0x02</spirit:addressOffset><spirit:size>8</spirit:size><spirit:access>read-write</spirit:access></spirit:register><spirit:register><spirit:name>wait_st</spirit:name><spirit:addressOffset>0x00</spirit:addressOffset><spirit:size>8</spirit:size><spirit:access>read-write</spirit:access></spirit:register><spirit:vendorExtensions><socgen:componentInstance>mem</socgen:componentInstance><socgen:memoryMap>mb</socgen:memoryMap></spirit:vendorExtensions></spirit:addressBlock><spirit:addressBlock><spirit:name>vic</spirit:name><spirit:range>0x10</spirit:range><spirit:width>8</spirit:width><spirit:register><spirit:name>int_in</spirit:name><spirit:addressOffset>0x00</spirit:addressOffset><spirit:size>8</spirit:size><spirit:access>read-only</spirit:access></spirit:register><spirit:register><spirit:name>irq_enable</spirit:name><spirit:addressOffset>0x02</spirit:addressOffset><spirit:size>8</spirit:size><spirit:access>read-write</spirit:access></spirit:register><spirit:register><spirit:name>irq_act</spirit:name><spirit:addressOffset>0x06</spirit:addressOffset><spirit:size>8</spirit:size><spirit:access>read-only</spirit:access></spirit:register><spirit:register><spirit:name>irq_vec</spirit:name><spirit:addressOffset>0x08</spirit:addressOffset><spirit:size>8</spirit:size><spirit:access>read-only</spirit:access></spirit:register><spirit:vendorExtensions><socgen:componentInstance>vic</socgen:componentInstance><socgen:memoryMap>mb</socgen:memoryMap></spirit:vendorExtensions></spirit:addressBlock></spirit:bank></spirit:memoryMap><spirit:memoryMap><spirit:addressUnitBits>17</spirit:addressUnitBits><spirit:name>ext</spirit:name><spirit:bank><spirit:name>ext</spirit:name><spirit:baseAddress>0x0000</spirit:baseAddress><spirit:addressBlock><spirit:name>psram</spirit:name><spirit:range>0x10000</spirit:range><spirit:width>16</spirit:width></spirit:addressBlock></spirit:bank></spirit:memoryMap></spirit:memoryMaps></spirit:component>
Go to most recent revision | Compare with Previous | Blame | View Log