OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [logic/] [ip/] [flash_memcontrl/] [sim/] [testbenches/] [verilog/] [tb.ext] - Rev 134

Compare with Previous | Blame | View Log

assign    stb         =|cs;
assign addr = Addr[24:1];

pullup pu_ramwait ( ramwait_in );

assign STOP = 1'b0;
assign BAD = 1'b0;
 


Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.