OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [logic/] [ip/] [serial_rcvr/] [sim/] [icarus/] [fifo_default/] [wave.sav] - Rev 131

Compare with Previous | Blame | View Log

[*]
[*] GTKWave Analyzer v3.3.40 (w)1999-2012 BSI
[*] Fri Jan 18 01:46:39 2013
[*]
[dumpfile] "/home/johne/Desktop/socgen/work/opencores.org__logic/ip/serial_rcvr/sim/icarus/fifo_default/TestBench.vcd"
[dumpfile_mtime] "Fri Jan 18 01:45:50 2013"
[dumpfile_size] 11827846
[savefile] "/home/johne/Desktop/socgen/projects/opencores.org/logic/ip/serial_rcvr/sim/icarus/fifo_default/wave.sav"
[timestart] 0
[size] 1704 1148
[pos] -1 -1
*-22.000000 16360420 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] TB.
[treeopen] TB.test.
[treeopen] TB.test.dut.
[sst_width] 223
[signals_width] 174
[sst_expanded] 1
[sst_vpaned_height] 368
@28
TB.test.R_edge_enable
TB.test.xmit_edge_enable
TB.test.clk
TB.test.reset
TB.test.start_value
TB.test.stop_value
TB.test.parity_type
TB.test.xmit_parity_type
TB.test.parity_force
TB.test.parity_enable
TB.test.pad_in
TB.test.R_stop_value
TB.test.R_start_value
TB.test.xmit_buffer_empty
@22
TB.test.xmit_data[7:0]
@28
TB.test.xmit_load
TB.test.xmit_parity_enable
TB.test.xmit_parity_force
TB.test.xmit_start_value
TB.test.xmit_stop_value
@200
-
@28
TB.test.serial
@200
-
@28
TB.test.data_avail
TB.test.rcv_stb
@22
TB.test.data_out[7:0]
@28
TB.test.parity_error
TB.test.stop_error
@22
TB.test.dut.serial_rcvr.shift_cnt[3:0]
@28
TB.test.dut.serial_rcvr.last_cnt
TB.test.dut.serial_rcvr.break_detect
TB.test.dut.start_detect
TB.test.dut.divider_reset
@29
TB.test.dut.baud_enable
[pattern_trace] 1
[pattern_trace] 0

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.