OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [wishbone/] [busDefs/] [abstractors/] [wishbone_rtl.xml] - Rev 131

Go to most recent revision | Compare with Previous | Blame | View Log

<?xml version="1.0" encoding="UTF-8"?>
<!--
//                                                                        //
// Author : John Eaton  Ouabache Designworks                              //
//                                                                        //
//   Copyright (C) 2011-13 Authors and OPENCORES.ORG                      //
//                                                                        //
//   This source file may be used and distributed without                 //
//   restriction provided that this copyright statement is not            //
//   removed from the file and that any derivative work contains          //
//   the original copyright notice and the associated disclaimer.         //
//                                                                        //
//   This source file is free software; you can redistribute it           //
//   and/or modify it under the terms of the GNU Lesser General           //
//   Public License as published by the Free Software Foundation;         //
//   either version 2.1 of the License, or (at your option) any           //
//   later version.                                                       //
//                                                                        //
//   This source is distributed in the hope that it will be               //
//   useful, but WITHOUT ANY WARRANTY; without even the implied           //
//   warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR              //
//   PURPOSE. See the GNU Lesser General Public License for more          //
//   details.                                                             //
//                                                                        //
//   You should have received a copy of the GNU Lesser General            //
//   Public License along with this source; if not, download it           //
//   from http://www.opencores.org/lgpl.shtml                             //
//                                                                        //
-->

<spirit:abstractionDefinition 
xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"
xmlns:socgen="http://opencores.org"
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009
http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009/index.xsd">

<spirit:vendor>opencores.org</spirit:vendor>
<spirit:library>wishbone</spirit:library>
<spirit:name>wishbone</spirit:name>
<spirit:version>rtl</spirit:version>  

<spirit:busType spirit:vendor="opencores.org" spirit:library="wishbone" spirit:name="wishbone" spirit:version="def"/>
  <spirit:ports>


<!-- Global signals -->
    <spirit:port>
      <spirit:logicalName>clk</spirit:logicalName>
      <spirit:description>The bus clock times all bus transfers. All signal timings are related to the rising edge</spirit:description>
      <spirit:wire>
        <spirit:qualifier>
          <spirit:isClock>true</spirit:isClock>
        </spirit:qualifier>
        <spirit:onSystem>
          <spirit:vendorExtensions><socgen:envIdentifier>CLOCK</socgen:envIdentifier></spirit:vendorExtensions>
          <spirit:presence>optional</spirit:presence>
          <spirit:width>1</spirit:width>
        </spirit:onSystem>
        <spirit:onSystem>
          <spirit:vendorExtensions><socgen:envIdentifier>RESET</socgen:envIdentifier></spirit:vendorExtensions>
          <spirit:presence>illegal</spirit:presence>
         </spirit:onSystem>
        <spirit:onSystem>
          <spirit:vendorExtensions><socgen:envIdentifier>CLOCKEN</socgen:envIdentifier></spirit:vendorExtensions>
          <spirit:presence>illegal</spirit:presence>
         </spirit:onSystem>
        <spirit:requiresDriver spirit:driverType="clock">true</spirit:requiresDriver>
        <spirit:defaultValue>0</spirit:defaultValue>
      </spirit:wire>
    </spirit:port>


    <spirit:port>
      <spirit:logicalName>reset_n</spirit:logicalName>
      <spirit:description>The reset_n signal is asynchronous active LOW.</spirit:description>
      <spirit:wire>
        <spirit:qualifier>
          <spirit:isReset>true</spirit:isReset>
        </spirit:qualifier>
        <spirit:onSystem>
          <spirit:vendorExtensions><socgen:envIdentifier>CLOCK</socgen:envIdentifier></spirit:vendorExtensions>
          <spirit:presence>illegal</spirit:presence>
        </spirit:onSystem>
        <spirit:onSystem>
          <spirit:vendorExtensions><socgen:envIdentifier>RESET</socgen:envIdentifier></spirit:vendorExtensions>
          <spirit:presence>optional</spirit:presence>
          <spirit:width>1</spirit:width>
        </spirit:onSystem>
        <spirit:onSystem>
          <spirit:vendorExtensions><socgen:envIdentifier>CLOCKEN</socgen:envIdentifier></spirit:vendorExtensions>
          <spirit:presence>illegal</spirit:presence>
        </spirit:onSystem>
        <spirit:requiresDriver spirit:driverType="singleShot">true</spirit:requiresDriver>
        <spirit:defaultValue>0</spirit:defaultValue>
      </spirit:wire>
    </spirit:port>


    <spirit:port>
      <spirit:logicalName>reset</spirit:logicalName>
      <spirit:description>The reset signal is synchronous active HIGH.</spirit:description>
      <spirit:wire>
        <spirit:onSystem>
          <spirit:vendorExtensions><socgen:envIdentifier>CLOCK</socgen:envIdentifier></spirit:vendorExtensions>
          <spirit:presence>illegal</spirit:presence>
        </spirit:onSystem>
        <spirit:onSystem>
          <spirit:vendorExtensions><socgen:envIdentifier>RESET</socgen:envIdentifier></spirit:vendorExtensions>
          <spirit:presence>optional</spirit:presence>
          <spirit:width>1</spirit:width>
        </spirit:onSystem>
        <spirit:onSystem>
          <spirit:vendorExtensions><socgen:envIdentifier>CLOCKEN</socgen:envIdentifier></spirit:vendorExtensions>
          <spirit:presence>illegal</spirit:presence>
        </spirit:onSystem>
        <spirit:defaultValue>1</spirit:defaultValue>
      </spirit:wire>
    </spirit:port>





    <spirit:port>
      <spirit:logicalName>clk_en</spirit:logicalName>
      <spirit:description>The clk_en signal is active HIGH.</spirit:description>
      <spirit:wire>
        <spirit:onSystem>
          <spirit:vendorExtensions><socgen:envIdentifier>CLOCK</socgen:envIdentifier></spirit:vendorExtensions>
          <spirit:presence>illegal</spirit:presence>
        </spirit:onSystem>
        <spirit:onSystem>
          <spirit:vendorExtensions><socgen:envIdentifier>RESET</socgen:envIdentifier></spirit:vendorExtensions>
          <spirit:presence>illegal</spirit:presence>
        </spirit:onSystem>
        <spirit:onSystem>
          <spirit:vendorExtensions><socgen:envIdentifier>CLOCKEN</socgen:envIdentifier></spirit:vendorExtensions>
          <spirit:presence>optional</spirit:presence>
          <spirit:width>1</spirit:width>
        </spirit:onSystem>
        <spirit:defaultValue>1</spirit:defaultValue>
      </spirit:wire>
    </spirit:port>





    <spirit:port>
      <spirit:logicalName>wdata</spirit:logicalName>
      <spirit:wire>
        <spirit:onMaster>
          <spirit:direction>out</spirit:direction>
        </spirit:onMaster>
        <spirit:onSlave>
          <spirit:direction>in</spirit:direction>
        </spirit:onSlave>
      </spirit:wire>
    </spirit:port>

    <spirit:port>
      <spirit:logicalName>rdata</spirit:logicalName>
      <spirit:wire>
        <spirit:onMaster>
          <spirit:direction>in</spirit:direction>
        </spirit:onMaster>
        <spirit:onSlave>
          <spirit:direction>out</spirit:direction>
        </spirit:onSlave>
      </spirit:wire>
    </spirit:port>

    <spirit:port>
      <spirit:logicalName>wtgd</spirit:logicalName>
      <spirit:wire>
        <spirit:onMaster>
          <spirit:direction>out</spirit:direction>
        </spirit:onMaster>
        <spirit:onSlave>
          <spirit:direction>in</spirit:direction>
        </spirit:onSlave>
      </spirit:wire>
    </spirit:port>

    <spirit:port>
      <spirit:logicalName>rtgd</spirit:logicalName>
      <spirit:wire>
        <spirit:onMaster>
          <spirit:direction>in</spirit:direction>
        </spirit:onMaster>
        <spirit:onSlave>
          <spirit:direction>out</spirit:direction>
        </spirit:onSlave>
      </spirit:wire>
    </spirit:port>




    <spirit:port>
      <spirit:logicalName>ack</spirit:logicalName>
      <spirit:wire>
        <spirit:onMaster>
          <spirit:direction>in</spirit:direction>
        </spirit:onMaster>
        <spirit:onSlave>
          <spirit:direction>out</spirit:direction>
        </spirit:onSlave>
      </spirit:wire>
    </spirit:port>


    <spirit:port>
      <spirit:logicalName>adr</spirit:logicalName>
      <spirit:wire>
        <spirit:onMaster>
          <spirit:direction>out</spirit:direction>
        </spirit:onMaster>
        <spirit:onSlave>
          <spirit:direction>in</spirit:direction>
        </spirit:onSlave>
      </spirit:wire>
    </spirit:port>


    <spirit:port>
      <spirit:logicalName>cyc</spirit:logicalName>
      <spirit:wire>
        <spirit:onMaster>
          <spirit:direction>out</spirit:direction>
        </spirit:onMaster>
        <spirit:onSlave>
          <spirit:direction>in</spirit:direction>
        </spirit:onSlave>
      </spirit:wire>
    </spirit:port>


    <spirit:port>
      <spirit:logicalName>stall</spirit:logicalName>
      <spirit:wire>
        <spirit:onMaster>
          <spirit:direction>in</spirit:direction>
        </spirit:onMaster>
        <spirit:onSlave>
          <spirit:direction>out</spirit:direction>
        </spirit:onSlave>
      </spirit:wire>
    </spirit:port>


    <spirit:port>
      <spirit:logicalName>cab</spirit:logicalName>
      <spirit:wire>
        <spirit:onMaster>
          <spirit:direction>out</spirit:direction>
        </spirit:onMaster>
        <spirit:onSlave>
          <spirit:direction>in</spirit:direction>
        </spirit:onSlave>
      </spirit:wire>
    </spirit:port>


    <spirit:port>
      <spirit:logicalName>err</spirit:logicalName>
      <spirit:wire>
        <spirit:onMaster>
          <spirit:direction>in</spirit:direction>
        </spirit:onMaster>
        <spirit:onSlave>
          <spirit:direction>out</spirit:direction>
        </spirit:onSlave>
      </spirit:wire>
    </spirit:port>


    <spirit:port>
      <spirit:logicalName>lock</spirit:logicalName>
      <spirit:wire>
        <spirit:onMaster>
          <spirit:direction>out</spirit:direction>
        </spirit:onMaster>
        <spirit:onSlave>
          <spirit:direction>in</spirit:direction>
        </spirit:onSlave>
      </spirit:wire>
    </spirit:port>


    <spirit:port>
      <spirit:logicalName>rty</spirit:logicalName>
      <spirit:wire>
        <spirit:onMaster>
          <spirit:direction>in</spirit:direction>
        </spirit:onMaster>
        <spirit:onSlave>
          <spirit:direction>out</spirit:direction>
        </spirit:onSlave>
      </spirit:wire>
    </spirit:port>


    <spirit:port>
      <spirit:logicalName>sel</spirit:logicalName>
      <spirit:wire>
        <spirit:onMaster>
          <spirit:direction>out</spirit:direction>
        </spirit:onMaster>
        <spirit:onSlave>
          <spirit:direction>in</spirit:direction>
        </spirit:onSlave>
      </spirit:wire>
    </spirit:port>

    <spirit:port>
      <spirit:logicalName>stb</spirit:logicalName>
      <spirit:wire>
        <spirit:onMaster>
          <spirit:direction>out</spirit:direction>
        </spirit:onMaster>
        <spirit:onSlave>
          <spirit:direction>in</spirit:direction>
        </spirit:onSlave>
      </spirit:wire>
    </spirit:port>


    <spirit:port>
      <spirit:logicalName>tga</spirit:logicalName>
      <spirit:wire>
        <spirit:onMaster>
          <spirit:direction>out</spirit:direction>
        </spirit:onMaster>
        <spirit:onSlave>
          <spirit:direction>in</spirit:direction>
        </spirit:onSlave>
      </spirit:wire>
    </spirit:port>



    <spirit:port>
      <spirit:logicalName>tgc</spirit:logicalName>
      <spirit:wire>
        <spirit:onMaster>
          <spirit:direction>out</spirit:direction>
        </spirit:onMaster>
        <spirit:onSlave>
          <spirit:direction>in</spirit:direction>
        </spirit:onSlave>
      </spirit:wire>
    </spirit:port>


    <spirit:port>
      <spirit:logicalName>cti</spirit:logicalName>
      <spirit:wire>
        <spirit:onMaster>
          <spirit:direction>out</spirit:direction>
        </spirit:onMaster>
        <spirit:onSlave>
          <spirit:direction>in</spirit:direction>
        </spirit:onSlave>
      </spirit:wire>
    </spirit:port>


    <spirit:port>
      <spirit:logicalName>bte</spirit:logicalName>
      <spirit:wire>
        <spirit:onMaster>
          <spirit:direction>out</spirit:direction>
        </spirit:onMaster>
        <spirit:onSlave>
          <spirit:direction>in</spirit:direction>
        </spirit:onSlave>
      </spirit:wire>
    </spirit:port>

    <spirit:port>
      <spirit:logicalName>we</spirit:logicalName>
      <spirit:wire>
        <spirit:onMaster>
          <spirit:direction>out</spirit:direction>
        </spirit:onMaster>
        <spirit:onSlave>
          <spirit:direction>in</spirit:direction>
        </spirit:onSlave>
      </spirit:wire>
    </spirit:port>


  </spirit:ports>
</spirit:abstractionDefinition>









Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.