URL
https://opencores.org/ocsvn/socgen/socgen/trunk
Subversion Repositories socgen
[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [wishbone/] [doc/] [sym/] [model_master.sym] - Rev 135
Compare with Previous | Blame | View Log
v 20100214 1B 300 0 3600 1500 3 60 0 0 -1 -1 0 -1 -1 -1 -1 -1T 400 1650 5 10 1 1 0 0 1 1device=model_masterT 400 1850 5 10 1 1 0 0 1 1refdes=U?T 400 2000 0 10 0 1 0 0 1 1vendor=opencores.orgT 400 2000 0 10 0 1 0 0 1 1library=wishboneT 400 2000 0 10 0 1 0 0 1 1component=modelT 400 2000 0 10 0 1 0 0 1 1version=masterP 300 200 0 200 10 1 1{T 400 200 5 10 1 1 0 1 1 1pinnumber=din[dwidth-1:0]T 400 200 5 10 0 1 0 1 1 1pinseq=1}P 300 400 0 400 4 0 1{T 400 400 5 10 1 1 0 1 1 1pinnumber=rtyT 400 400 5 10 0 1 0 1 1 1pinseq=2}P 300 600 0 600 4 0 1{T 400 600 5 10 1 1 0 1 1 1pinnumber=resetT 400 600 5 10 0 1 0 1 1 1pinseq=3}P 300 800 0 800 4 0 1{T 400 800 5 10 1 1 0 1 1 1pinnumber=errT 400 800 5 10 0 1 0 1 1 1pinseq=4}P 300 1000 0 1000 4 0 1{T 400 1000 5 10 1 1 0 1 1 1pinnumber=clkT 400 1000 5 10 0 1 0 1 1 1pinseq=5}P 300 1200 0 1200 4 0 1{T 400 1200 5 10 1 1 0 1 1 1pinnumber=ackT 400 1200 5 10 0 1 0 1 1 1pinseq=6}P 3900 200 4200 200 10 1 1{T 3800 200 5 10 1 1 0 7 1 1pinnumber=sel[dwidth/8-1:0]T 3800 200 5 10 0 1 0 7 1 1pinseq=7}P 3900 400 4200 400 10 1 1{T 3800 400 5 10 1 1 0 7 1 1pinnumber=dout[dwidth-1:0]T 3800 400 5 10 0 1 0 7 1 1pinseq=8}P 3900 600 4200 600 10 1 1{T 3800 600 5 10 1 1 0 7 1 1pinnumber=adr[awidth-1:0]T 3800 600 5 10 0 1 0 7 1 1pinseq=9}P 3900 800 4200 800 4 0 1{T 3800 800 5 10 1 1 0 7 1 1pinnumber=weT 3900 800 5 10 0 1 0 7 1 1pinseq=10}P 3900 1000 4200 1000 4 0 1{T 3800 1000 5 10 1 1 0 7 1 1pinnumber=stbT 3900 1000 5 10 0 1 0 7 1 1pinseq=11}P 3900 1200 4200 1200 4 0 1{T 3800 1200 5 10 1 1 0 7 1 1pinnumber=cycT 3900 1200 5 10 0 1 0 7 1 1pinseq=12}
