URL
https://opencores.org/ocsvn/socgen/socgen/trunk
Subversion Repositories socgen
[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [wishbone/] [doc/] [sym/] [model_master.sym] - Rev 135
Compare with Previous | Blame | View Log
v 20100214 1
B 300 0 3600 1500 3 60 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 400 1650 5 10 1 1 0 0 1 1
device=model_master
T 400 1850 5 10 1 1 0 0 1 1
refdes=U?
T 400 2000 0 10 0 1 0 0 1 1
vendor=opencores.org
T 400 2000 0 10 0 1 0 0 1 1
library=wishbone
T 400 2000 0 10 0 1 0 0 1 1
component=model
T 400 2000 0 10 0 1 0 0 1 1
version=master
P 300 200 0 200 10 1 1
{
T 400 200 5 10 1 1 0 1 1 1
pinnumber=din[dwidth-1:0]
T 400 200 5 10 0 1 0 1 1 1
pinseq=1
}
P 300 400 0 400 4 0 1
{
T 400 400 5 10 1 1 0 1 1 1
pinnumber=rty
T 400 400 5 10 0 1 0 1 1 1
pinseq=2
}
P 300 600 0 600 4 0 1
{
T 400 600 5 10 1 1 0 1 1 1
pinnumber=reset
T 400 600 5 10 0 1 0 1 1 1
pinseq=3
}
P 300 800 0 800 4 0 1
{
T 400 800 5 10 1 1 0 1 1 1
pinnumber=err
T 400 800 5 10 0 1 0 1 1 1
pinseq=4
}
P 300 1000 0 1000 4 0 1
{
T 400 1000 5 10 1 1 0 1 1 1
pinnumber=clk
T 400 1000 5 10 0 1 0 1 1 1
pinseq=5
}
P 300 1200 0 1200 4 0 1
{
T 400 1200 5 10 1 1 0 1 1 1
pinnumber=ack
T 400 1200 5 10 0 1 0 1 1 1
pinseq=6
}
P 3900 200 4200 200 10 1 1
{
T 3800 200 5 10 1 1 0 7 1 1
pinnumber=sel[dwidth/8-1:0]
T 3800 200 5 10 0 1 0 7 1 1
pinseq=7
}
P 3900 400 4200 400 10 1 1
{
T 3800 400 5 10 1 1 0 7 1 1
pinnumber=dout[dwidth-1:0]
T 3800 400 5 10 0 1 0 7 1 1
pinseq=8
}
P 3900 600 4200 600 10 1 1
{
T 3800 600 5 10 1 1 0 7 1 1
pinnumber=adr[awidth-1:0]
T 3800 600 5 10 0 1 0 7 1 1
pinseq=9
}
P 3900 800 4200 800 4 0 1
{
T 3800 800 5 10 1 1 0 7 1 1
pinnumber=we
T 3900 800 5 10 0 1 0 7 1 1
pinseq=10
}
P 3900 1000 4200 1000 4 0 1
{
T 3800 1000 5 10 1 1 0 7 1 1
pinnumber=stb
T 3900 1000 5 10 0 1 0 7 1 1
pinseq=11
}
P 3900 1200 4200 1200 4 0 1
{
T 3800 1200 5 10 1 1 0 7 1 1
pinnumber=cyc
T 3900 1200 5 10 0 1 0 7 1 1
pinseq=12
}