URL
https://opencores.org/ocsvn/socgen/socgen/trunk
Subversion Repositories socgen
[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [wishbone/] [ip/] [model/] [rtl/] [verilog/] [sim/] [master] - Rev 134
Compare with Previous | Blame | View Log
// Internal signalsreg [dwidth -1:0] q;always@(posedge clk)if(reset)beginadr <= {awidth{1'b0}};dout <= {dwidth{1'b0}};cyc <= 1'b0;stb <= 1'b0;we <= 1'h0;sel <= {dwidth/8{1'b0}};end