OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [opencores.org/] [wishbone/] [ip/] [wb_uart16550/] [sim/] [testbenches/] [xml/] [wb_uart16550_bfm.design.xml] - Rev 131

Go to most recent revision | Compare with Previous | Blame | View Log

<?xml version="1.0" encoding="UTF-8"?>
<!--
//                                                                        //
// Author : John Eaton  Ouabache Designworks                              //
//                                                                        //
//   Copyright (C) 2010 Authors and OPENCORES.ORG                         //
//                                                                        //
//   This source file may be used and distributed without                 //
//   restriction provided that this copyright statement is not            //
//   removed from the file and that any derivative work contains          //
//   the original copyright notice and the associated disclaimer.         //
//                                                                        //
//   This source file is free software; you can redistribute it           //
//   and/or modify it under the terms of the GNU Lesser General           //
//   Public License as published by the Free Software Foundation;         //
//   either version 2.1 of the License, or (at your option) any           //
//   later version.                                                       //
//                                                                        //
//   This source is distributed in the hope that it will be               //
//   useful, but WITHOUT ANY WARRANTY; without even the implied           //
//   warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR              //
//   PURPOSE. See the GNU Lesser General Public License for more          //
//   details.                                                             //
//                                                                        //
//   You should have received a copy of the GNU Lesser General            //
//   Public License along with this source; if not, download it           //
//   from http://www.opencores.org/lgpl.shtml                             //
//                                                                        //
-->
<spirit:design 
xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"
xmlns:socgen="http://opencores.org"
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009
http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009/index.xsd">

<spirit:vendor>opencores.org</spirit:vendor>
<spirit:library>wishbone</spirit:library>
<spirit:name>wb_uart16550</spirit:name>
<spirit:version>bfm.design</spirit:version>  




<spirit:adHocConnections>


  <spirit:adHocConnection>
      <spirit:name>clk</spirit:name>
      <spirit:externalPortReference spirit:portRef="clk"/>
      <spirit:internalPortReference spirit:componentRef="i_wb_master" spirit:portRef="clk"/>
      <spirit:internalPortReference spirit:componentRef="uart_model" spirit:portRef="clk"/>
    </spirit:adHocConnection>

  <spirit:adHocConnection>
      <spirit:name>reset</spirit:name>
      <spirit:externalPortReference spirit:portRef="reset"/>
      <spirit:internalPortReference spirit:componentRef="i_wb_master" spirit:portRef="reset"/>
      <spirit:internalPortReference spirit:componentRef="uart_model" spirit:portRef="reset"/>
    </spirit:adHocConnection>

  <spirit:adHocConnection>
      <spirit:name>srx_pad_i</spirit:name>
      <spirit:externalPortReference spirit:portRef="srx_pad_i"/>
      <spirit:internalPortReference spirit:componentRef="uart_model" spirit:portRef="rxd_out"/>
    </spirit:adHocConnection>


  <spirit:adHocConnection>
      <spirit:name>stx_pad_o</spirit:name>
      <spirit:externalPortReference spirit:portRef="stx_pad_o"/>
      <spirit:internalPortReference spirit:componentRef="uart_model" spirit:portRef="txd_in"/>
    </spirit:adHocConnection>


  <spirit:adHocConnection>
      <spirit:name>wb_adr_i</spirit:name>
      <spirit:externalPortReference spirit:portRef="wb_adr_i" spirit:left="wb_addr_width-1" spirit:right="0"/>
      <spirit:internalPortReference spirit:componentRef="i_wb_master" spirit:portRef="adr"/>
    </spirit:adHocConnection>

  <spirit:adHocConnection>
      <spirit:name>wb_dat_o</spirit:name>
      <spirit:externalPortReference spirit:portRef="wb_dat_o"  spirit:left="wb_data_width-1" spirit:right="0" />
      <spirit:internalPortReference spirit:componentRef="i_wb_master" spirit:portRef="din"/>
    </spirit:adHocConnection>

  <spirit:adHocConnection>
      <spirit:name>wb_dat_i</spirit:name>
      <spirit:externalPortReference spirit:portRef="wb_dat_i"  spirit:left="wb_data_width-1" spirit:right="0" />
      <spirit:internalPortReference spirit:componentRef="i_wb_master" spirit:portRef="dout"/>
    </spirit:adHocConnection>

  <spirit:adHocConnection>
      <spirit:name>wb_ack_o</spirit:name>
      <spirit:externalPortReference spirit:portRef="wb_ack_o"/>
      <spirit:internalPortReference spirit:componentRef="i_wb_master" spirit:portRef="ack"/>
    </spirit:adHocConnection>

  <spirit:adHocConnection>
      <spirit:name>wb_sel_i</spirit:name>
      <spirit:externalPortReference spirit:portRef="wb_sel_i"/>
      <spirit:internalPortReference spirit:componentRef="i_wb_master" spirit:portRef="sel"/>
    </spirit:adHocConnection>

  <spirit:adHocConnection>
      <spirit:name>wb_stb_i</spirit:name>
      <spirit:externalPortReference spirit:portRef="wb_stb_i"/>
      <spirit:internalPortReference spirit:componentRef="i_wb_master" spirit:portRef="stb"/>
    </spirit:adHocConnection>

  <spirit:adHocConnection>
      <spirit:name>wb_cyc_i</spirit:name>
      <spirit:externalPortReference spirit:portRef="wb_cyc_i"/>
      <spirit:internalPortReference spirit:componentRef="i_wb_master" spirit:portRef="cyc"/>
    </spirit:adHocConnection>

  <spirit:adHocConnection>
      <spirit:name>wb_we_i</spirit:name>
      <spirit:externalPortReference spirit:portRef="wb_we_i"/>
      <spirit:internalPortReference spirit:componentRef="i_wb_master" spirit:portRef="we"/>
    </spirit:adHocConnection>



  <spirit:adHocConnection spirit:tiedValue="1'b0"  >
      <spirit:internalPortReference spirit:componentRef="i_wb_master" spirit:portRef="err"/> 
      <spirit:internalPortReference spirit:componentRef="i_wb_master" spirit:portRef="rty"/>
    </spirit:adHocConnection>


</spirit:adHocConnections>



<spirit:componentInstances>




<spirit:componentInstance>
<spirit:instanceName>i_wb_master</spirit:instanceName> <spirit:componentRef spirit:vendor="opencores.org" spirit:library="wishbone" spirit:name="model" spirit:version="master" />
<spirit:configurableElementValues>
 <spirit:configurableElementValue spirit:referenceId="dwidth">wb_data_width</spirit:configurableElementValue>
 <spirit:configurableElementValue spirit:referenceId="awidth">wb_addr_width</spirit:configurableElementValue>
</spirit:configurableElementValues>
</spirit:componentInstance>


<spirit:componentInstance>
<spirit:instanceName>uart_model</spirit:instanceName> <spirit:componentRef spirit:vendor="opencores.org" spirit:library="Testbench" spirit:name="uart_model" spirit:version="def" />
<spirit:configurableElementValues>
 <spirit:configurableElementValue spirit:referenceId="CLKCNT">UART_MODEL_CLKCNT</spirit:configurableElementValue>
</spirit:configurableElementValues>
</spirit:componentInstance>


</spirit:componentInstances>
  

</spirit:design>

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.