OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [Projects/] [valentfx.com/] [fpgas/] [ip/] [logipi_T6502/] [sim/] [testbenches/] [verilog/] [tb.ext] - Rev 135

Compare with Previous | Blame | View Log

assign A_CLK   = clk;


pullup pu_jtag ( JTAG_TDO );


reg [1:0] SW_reg;
reg [1:0] BTN_reg;

initial
begin
SW_reg  = 2'b00;
BTN_reg = 2'b00;
end

assign SW = SW_reg;
assign BTN = BTN_reg;
assign STOP = 1'b0;
assign BAD = 1'b0;


Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.