URL
https://opencores.org/ocsvn/socgen/socgen/trunk
Subversion Repositories socgen
[/] [socgen/] [trunk/] [common/] [geda-project.org/] [gEDA/] [logic/] [AND/] [demorgan/] [and8.sym] - Rev 135
Compare with Previous | Blame | View Log
v 20031231 1L 300 1100 600 1100 3 0 0 0 -1 -1L 300 500 600 500 3 0 0 0 -1 -1A 40 800 400 312 97 3 0 0 0 -1 -1A 600 900 400 270 76 3 0 0 0 -1 -1A 600 700 400 14 76 3 0 0 0 -1 -1L 300 1100 300 1600 3 0 0 0 -1 -1L 300 500 300 0 3 0 0 0 -1 -1V 1050 800 50 6 0 0 0 -1 -1 0 0 -1 -1 -1 -1P 1100 800 1300 800 1 0 1{T 1000 800 5 8 0 0 0 0 1pinnumber=OUTT 1000 800 5 8 0 0 0 0 1pinseq=1}V 250 100 50 6 0 0 0 -1 -1 0 0 -1 -1 -1 -1P 200 100 0 100 1 0 1{T 300 100 5 8 0 0 0 0 1pinnumber=IN0T 300 100 5 8 0 0 0 0 1pinseq=2}V 250 300 50 6 0 0 0 -1 -1 0 0 -1 -1 -1 -1P 200 300 0 300 1 0 1{T 300 300 5 8 0 0 0 0 1pinnumber=IN1T 300 300 5 8 0 0 0 0 1pinseq=3}V 250 500 50 6 0 0 0 -1 -1 0 0 -1 -1 -1 -1P 200 500 0 500 1 0 1{T 300 500 5 8 0 0 0 0 1pinnumber=IN2T 300 500 5 8 0 0 0 0 1pinseq=4}V 250 700 50 6 0 0 0 -1 -1 0 0 -1 -1 -1 -1P 200 700 0 700 1 0 1{T 300 700 5 8 0 0 0 0 1pinnumber=IN3T 300 700 5 8 0 0 0 0 1pinseq=5}V 250 900 50 6 0 0 0 -1 -1 0 0 -1 -1 -1 -1P 200 900 0 900 1 0 1{T 300 900 5 8 0 0 0 0 1pinnumber=IN4T 300 900 5 8 0 0 0 0 1pinseq=6}V 250 1100 50 6 0 0 0 -1 -1 0 0 -1 -1 -1 -1P 200 1100 0 1100 1 0 1{T 300 1100 5 8 0 0 0 0 1pinnumber=IN5T 300 1100 5 8 0 0 0 0 1pinseq=7}V 250 1300 50 6 0 0 0 -1 -1 0 0 -1 -1 -1 -1P 200 1300 0 1300 1 0 1{T 300 1300 5 8 0 0 0 0 1pinnumber=IN6T 300 1300 5 8 0 0 0 0 1pinseq=8}V 250 1500 50 6 0 0 0 -1 -1 0 0 -1 -1 -1 -1P 200 1500 0 1500 1 0 1{T 300 1500 5 8 0 0 0 0 1pinnumber=IN7T 300 1500 5 8 0 0 0 0 1pinseq=9}T 400 400 5 10 1 1 0 2 1refdes=U?T 400 100 5 8 0 0 0 0 1device=andT 400 200 5 8 0 0 0 0 1VERILOG_PORTS=POSITIONAL
