OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [common/] [opencores.org/] [Testbench/] [doc/] [sym/] [micro_bus_model_def.sym] - Rev 135

Compare with Previous | Blame | View Log

v 20100214 1
B 300 0  2900 1500 3 60 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 400 1650   5 10 1 1 0 0 1 1
device=micro_bus_model_def
T 400 1850 5 10 1 1 0 0 1 1
refdes=U?
T 400 2000    0 10 0 1 0 0 1 1
vendor=opencores.org
T 400 2000    0 10 0 1 0 0 1 1
library=Testbench
T 400 2000    0 10 0 1 0 0 1 1
component=micro_bus_model
T 400 2000    0 10 0 1 0 0 1 1
version=def
P 300 200 0 200 4 0 1  
{
T 400 200 5 10 1 1 0 1 1 1 
pinnumber=reset
T 400 200 5 10 0 1 0 1 1 1 
pinseq=1
}
P 300 400 0 400 4 0 1  
{
T 400 400 5 10 1 1 0 1 1 1 
pinnumber=clk
T 400 400 5 10 0 1 0 1 1 1 
pinseq=2
}
P 3200 200 3500 200 10 1 1
{
T 3100 200 5  10 1 1 0 7 1 1 
pinnumber=wdata[7:0]
T 3100 200 5  10 0 1 0 7 1 1 
pinseq=3
}
P 3200 400 3500 400 10 1 1
{
T 3100 400 5  10 1 1 0 7 1 1 
pinnumber=addr[addr_width-1:0]
T 3100 400 5  10 0 1 0 7 1 1 
pinseq=4
}
P 3200 600 3500 600 10 1 1
{
T 3100 600 5  10 1 1 0 7 1 1 
pinnumber=rdata[7:0]
T 3100 600 5  10 0 1 0 7 1 1 
pinseq=5
}
P 3200 800 3500 800 4 0 1
{
T 3100 800 5  10 1 1 0 7 1 1
pinnumber=wr
T 3200 800 5  10 0 1 0 7 1 1
pinseq=6
}
P 3200 1000 3500 1000 4 0 1
{
T 3100 1000 5  10 1 1 0 7 1 1
pinnumber=rd
T 3200 1000 5  10 0 1 0 7 1 1
pinseq=7
}
P 3200 1200 3500 1200 4 0 1
{
T 3100 1200 5  10 1 1 0 7 1 1
pinnumber=cs
T 3200 1200 5  10 0 1 0 7 1 1
pinseq=8
}

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.