OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [common/] [opencores.org/] [cde/] [ip/] [mult/] [doc/] [sym/] [cde_mult_generic.sym] - Rev 135

Compare with Previous | Blame | View Log

v 20100214 1
B 300 0  4200 1500 3 60 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 400 1650   5 10 1 1 0 0 1 1
device=cde_mult_generic
T 400 1850 5 10 1 1 0 0 1 1
refdes=U?
T 400 2000    0 10 0 1 0 0 1 1
vendor=opencores.org
T 400 2000    0 10 0 1 0 0 1 1
library=cde
T 400 2000    0 10 0 1 0 0 1 1
component=mult
T 400 2000    0 10 0 1 0 0 1 1
version=generic
P 300 200 0 200 10 1 1 
{
T 400 200 5 10 1 1 0 1 1 1
pinnumber=b_in[WIDTH-1:0]
T 400 200 5 10 0 1 0 1 1 1
pinseq=1
}
P 300 400 0 400 10 1 1 
{
T 400 400 5 10 1 1 0 1 1 1
pinnumber=a_in[WIDTH-1:0]
T 400 400 5 10 0 1 0 1 1 1
pinseq=2
}
P 300 600 0 600 4 0 1  
{
T 400 600 5 10 1 1 0 1 1 1 
pinnumber=reset
T 400 600 5 10 0 1 0 1 1 1 
pinseq=3
}
P 300 800 0 800 4 0 1  
{
T 400 800 5 10 1 1 0 1 1 1 
pinnumber=ex_freeze
T 400 800 5 10 0 1 0 1 1 1 
pinseq=4
}
P 300 1000 0 1000 4 0 1  
{
T 400 1000 5 10 1 1 0 1 1 1 
pinnumber=clk
T 400 1000 5 10 0 1 0 1 1 1 
pinseq=5
}
P 300 1200 0 1200 4 0 1  
{
T 400 1200 5 10 1 1 0 1 1 1 
pinnumber=alu_op_mul
T 400 1200 5 10 0 1 0 1 1 1 
pinseq=6
}
P 4500 200 4800 200 10 1 1
{
T 4400 200 5  10 1 1 0 7 1 1 
pinnumber=mul_prod_r[2*WIDTH-1:0]
T 4400 200 5  10 0 1 0 7 1 1 
pinseq=7
}
P 4500 400 4800 400 4 0 1
{
T 4400 400 5  10 1 1 0 7 1 1
pinnumber=mul_stall
T 4500 400 5  10 0 1 0 7 1 1
pinseq=8
}

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.