URL
https://opencores.org/ocsvn/socgen/socgen/trunk
Subversion Repositories socgen
[/] [socgen/] [trunk/] [common/] [opencores.org/] [cde/] [ip/] [mult/] [sim/] [testbenches/] [xml/] [mult_generic_dutg.design.xml] - Rev 135
Compare with Previous | Blame | View Log
<?xml version="1.0" encoding="UTF-8"?><!--// //// Generated File Do Not EDIT //// //// regen by adding -tb to gen_verilog script //// //--><ipxact:designxmlns:ipxact="http://www.accellera.org/XMLSchema/IPXACT/1685-2014"xmlns:socgen="http://opencores.org"xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"xsi:schemaLocation="http://www.accellera.org/XMLSchema/IPXACT/1685-2014http://www.accellera.org/XMLSchema/IPXACT/1685-2014/index.xsd"><ipxact:vendor>opencores.org</ipxact:vendor><ipxact:library>cde</ipxact:library><ipxact:name>mult</ipxact:name><ipxact:version>generic_dutg.design</ipxact:version><ipxact:adHocConnections><ipxact:adHocConnection><ipxact:name>clk</ipxact:name><ipxact:externalPortReference portRef="clk" /><ipxact:internalPortReference componentRef="dut" portRef="clk" /></ipxact:adHocConnection><ipxact:adHocConnection><ipxact:name>reset</ipxact:name><ipxact:externalPortReference portRef="reset" /><ipxact:internalPortReference componentRef="dut" portRef="reset" /></ipxact:adHocConnection><ipxact:adHocConnection><ipxact:name>a_in</ipxact:name><ipxact:externalPortReference portRef="a_in" left="WIDTH-1" right="0" /><ipxact:internalPortReference componentRef="dut" portRef="a_in" /></ipxact:adHocConnection><ipxact:adHocConnection><ipxact:name>b_in</ipxact:name><ipxact:externalPortReference portRef="b_in" left="WIDTH-1" right="0"/><ipxact:internalPortReference componentRef="dut" portRef="b_in" /></ipxact:adHocConnection><ipxact:adHocConnection><ipxact:name>alu_op_mul</ipxact:name><ipxact:externalPortReference portRef="alu_op_mul" /><ipxact:internalPortReference componentRef="dut" portRef="alu_op_mul" /></ipxact:adHocConnection><ipxact:adHocConnection><ipxact:name>ex_freeze</ipxact:name><ipxact:externalPortReference portRef="ex_freeze" /><ipxact:internalPortReference componentRef="dut" portRef="ex_freeze" /></ipxact:adHocConnection><ipxact:adHocConnection><ipxact:name>mul_prod_r</ipxact:name><ipxact:externalPortReference portRef="mul_prod_r" left="2*WIDTH-1" right="0" /><ipxact:internalPortReference componentRef="dut" portRef="mul_prod_r" /></ipxact:adHocConnection><ipxact:adHocConnection><ipxact:name>mul_stall</ipxact:name><ipxact:externalPortReference portRef="mul_stall" /><ipxact:internalPortReference componentRef="dut" portRef="mul_stall" /></ipxact:adHocConnection></ipxact:adHocConnections><ipxact:componentInstances><ipxact:componentInstance><ipxact:instanceName>dut</ipxact:instanceName><ipxact:componentRef vendor="opencores.org" library="cde" name="mult" version="generic" /><ipxact:configurableElementValues><ipxact:configurableElementValue referenceId="WIDTH">WIDTH</ipxact:configurableElementValue></ipxact:configurableElementValues></ipxact:componentInstance></ipxact:componentInstances></ipxact:design>
