URL
https://opencores.org/ocsvn/socgen/socgen/trunk
Subversion Repositories socgen
[/] [socgen/] [trunk/] [common/] [opencores.org/] [cde/] [ip/] [serial/] [doc/] [html/] [cde_serial_xmit.html] - Rev 133
Go to most recent revision | Compare with Previous | Blame | View Log
<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN"> <html> <head> <meta http-equiv="CONTENT-TYPE" content="text/html; charset=utf-8"> <title>start</title> <meta name="GENERATOR" content="OpenOffice.org 3.0 (Linux)"> <meta name="CREATED" content="0;0"> <meta name="CHANGED" content="20090513;8521600"> <meta name="KEYWORDS" content="start"> <meta name="Info 3" content=""> <meta name="Info 4" content=""> <meta name="date" content="2008-01-08T12:01:41-0500"> <meta name="robots" content="index,follow"> </head> <body dir="ltr" lang="en-US"> <h1><a name="Datasheet"></a>SOCGEN Datasheet:<br> </h1> <div id="toc__inside" dir="ltr"> <ul> <li> <ul> <li> <p style="margin-bottom: 0in;"><a href="#Description">Description<br> </a></p> </li> <li> <p style="margin-bottom: 0in;"><a href="#TheoryofOperation">Theory of Operation<br> </a></p> </li> </ul> </li> </ul> </div> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <h2><b><a name="Description"></a>Description</b></h2> This module converts a paraller word into a serial bit stream along with start bit,parity bit and one or two stop bits. Data is streamed lsb first <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <h2><b><a name="TheoryofOperation"></a>Theory of Operation<br></b></h2> Upon receiving a load signal the module will start shifting out a start bit followed by all databits (lsb first) followed by parity (if enabled) and one or tw o stop bits. The shifting when the edge_enable signal is high for one clock cycle. Load should only be asserted when buffer_empty is high. Buffer_empty will g o high at the start of the last stop bit and reloading before the next edge_enable will give continueous operation. edge_enables are only required when buffer_empty is low and are ignored when it is high. The stop_value may also be used to force a break condition <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> <br> </body> </html>
Go to most recent revision | Compare with Previous | Blame | View Log