Subversion Repositories socgen

v 20100214 2
C 42300 22100 1 0 0 frame_800x600.sym
B 42800 27000 1400 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 42800 26700 1400 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 42800 26000 1400 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 42800 25700 1400 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 42800 25400 1400 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 42600 28400 9 10 1 0 0 0 1
COMPONENT Database
T 42600 28000 9 10 1 0 0 0 1
COMPONENT
T 42900 27100 9 10 1 0 0 0 1
FSM1
T 42700 27400 9 10 1 0 0 0 1
FSM
T 42900 26800 9 10 1 0 0 0 1
FSM2
T 42900 26100 9 10 1 0 0 0 1
top.v
T 42700 26400 9 10 1 0 0 0 1
VERILOG
T 42900 25800 9 10 1 0 0 0 1
rtl1.v
T 42900 25500 9 10 1 0 0 0 1
rtl2.v
B 42800 24600 1400 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 42800 24300 1400 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 42800 24000 1400 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 42900 24700 9 10 1 0 0 0 1
VAR/define.v
T 42700 25000 9 10 1 0 0 0 1
VARIANTS
T 42900 24400 9 10 1 0 0 0 1
VAR1/define.v
T 42900 24100 9 10 1 0 0 0 1
VAR2/define.v
T 42500 27700 9 10 1 0 0 0 1
RTL
B 42600 22400 2000 5200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 45200 27000 1500 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 45200 24600 1000 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 45200 24300 1000 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 45200 24000 1000 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 44900 23900 1900 3700 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 45300 27100 9 10 1 0 0 0 1
VAR1_PROG2
T 45100 27400 9 10 1 0 0 0 1
RUN
T 45300 26800 9 10 1 0 0 0 1
VAR2_PROG1
T 45300 26500 9 10 1 0 0 0 1
VAR1_TST1
T 45300 26200 9 10 1 0 0 0 1
VAR2_TST1
T 45300 25900 9 10 1 0 0 0 1
VAR_TST2
T 45300 24700 9 10 1 0 0 0 1
VAR
T 45100 25000 9 10 1 0 0 0 1
COV
T 45300 24400 9 10 1 0 0 0 1
VAR1
T 45300 24100 9 10 1 0 0 0 1
VAR2
T 44900 27700 9 10 1 0 0 0 1
SIM
B 45200 26700 1500 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 45200 26400 1500 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 45200 26100 1500 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 45200 25800 1500 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 47000 23900 2100 3700 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 47100 27100 9 10 1 0 0 0 1
TRG1_VAR1_PROG2
T 47000 27700 9 10 1 0 0 0 1
SYN
T 47100 26800 9 10 1 0 0 0 1
TRG1_VAR2_PROG2
T 47100 26500 9 10 1 0 0 0 1
TRG1_VAR3_PROG2
T 47100 26200 9 10 1 0 0 0 1
TRG2_VAR1_PROG2
T 47100 25900 9 10 1 0 0 0 1
TRG2_VAR2_PROG1
B 42800 23300 1400 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 42800 23000 1400 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 42800 22700 1400 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 42900 23400 9 10 1 0 0 0 1
VAR.xml
T 42700 23700 9 10 1 0 0 0 1
XML
T 42900 23100 9 10 1 0 0 0 1
VAR1.xml
T 42900 22800 9 10 1 0 0 0 1
VAR2.xml
T 47000 23500 9 10 1 0 0 0 1
DOCS
B 47000 22600 2100 800 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 44900 22600 1900 800 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 44800 23500 9 10 1 0 0 0 1
GEN
B 45000 23000 1400 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 45000 22700 1400 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 45100 23100 9 10 1 0 0 0 1
sim/files.v
T 45100 22800 9 10 1 0 0 0 1
syn.files.v
B 47100 27000 1900 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 47100 26700 1900 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 47100 26400 1900 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 47100 26100 1900 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 47100 25800 1900 300 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1