OpenCores
URL https://opencores.org/ocsvn/socgen/socgen/trunk

Subversion Repositories socgen

[/] [socgen/] [trunk/] [doc/] [src/] [drawing/] [sch/] [naming_guide_1.sch] - Rev 20

Go to most recent revision | Compare with Previous | Blame | View Log

v 20100214 2
C 4500 6100 1 0 0 frame_800x600.sym
T 6400 11800 9 10 1 0 0 0 1
bank_2_eth_3_rx_sram_wdata
T 10500 11500 9 10 1 0 0 0 1
wdata
T 5800 10800 9 10 1 0 0 0 1
eth_3_rx_sram_wdata
T 10300 12500 9 10 1 0 0 0 1
bank_2_eth_3_rx_sram
T 6000 9800 9 10 1 0 0 0 1
rx_sram_wdata
B 5000 7100 2400 1000 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 4900 7000 3500 3000 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 4800 6900 4900 4100 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
B 10400 9900 1100 2500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 4900 11100 9 10 1 0 0 0 1
bank_2
T 5000 10100 9 10 1 0 0 0 1
eth_3
T 5100 8200 9 10 1 0 0 0 1
rx
T 6300 7900 9 10 1 0 0 0 1
sram_wdata
T 5200 7200 9 10 1 0 0 0 1
Rcv sram interface
T 7500 7200 9 10 1 0 0 0 2
ethernet 
interface
T 8600 7200 9 10 1 0 0 0 3
bank of 4 
ethernet
interfaces
T 10500 10000 9 10 1 0 0 0 1
SRAM
L 6700 8100 6700 9700 3 0 0 0 -1 -1
L 6700 10000 6700 10700 3 0 0 0 -1 -1
L 6700 11000 6700 11600 3 0 0 0 -1 -1
L 6700 11600 10400 11600 3 0 0 0 -1 -1
L 6700 9700 6600 9500 3 0 0 0 -1 -1
L 6700 9700 6800 9500 3 0 0 0 -1 -1
L 6700 10700 6600 10500 3 0 0 0 -1 -1
L 6700 10700 6800 10500 3 0 0 0 -1 -1
L 10400 11600 10200 11700 3 0 0 0 -1 -1
L 10400 11600 10200 11500 3 0 0 0 -1 -1

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.