URL
https://opencores.org/ocsvn/spi_master_slave/spi_master_slave/trunk
Subversion Repositories spi_master_slave
[/] [spi_master_slave/] [trunk/] [syn/] [spi_master_envsettings.html] - Rev 10
Go to most recent revision | Compare with Previous | Blame | View Log
<HTML><HEAD><TITLE>Xilinx System Settings Report</TITLE></HEAD> <BODY TEXT='#000000' BGCOLOR='#FFFFFF' LINK='#0000EE' VLINK='#551A8B' ALINK='#FF0000'> <center><big><big><b>System Settings</b></big></big></center><br> <A NAME="Environment Settings"></A> <BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'> <TR ALIGN=CENTER BGCOLOR='#99CCFF'> <TD ALIGN=CENTER COLSPAN='5'><B> Environment Settings </B></TD> </tr> <tr bgcolor='#ffff99'> <td><b>Environment Variable</b></td> <td><b>xst</b></td> <td><b>ngdbuild</b></td> <td><b>map</b></td> <td><b>par</b></td> </tr> <tr> <td>PATHEXT</td> <td>.COM;<br>.EXE;<br>.BAT;<br>.CMD;<br>.VBS;<br>.VBE;<br>.JS;<br>.JSE;<br>.WSF;<br>.WSH;<br>.MSC</td> <td>.COM;<br>.EXE;<br>.BAT;<br>.CMD;<br>.VBS;<br>.VBE;<br>.JS;<br>.JSE;<br>.WSF;<br>.WSH;<br>.MSC</td> <td>.COM;<br>.EXE;<br>.BAT;<br>.CMD;<br>.VBS;<br>.VBE;<br>.JS;<br>.JSE;<br>.WSF;<br>.WSH;<br>.MSC</td> <td>.COM;<br>.EXE;<br>.BAT;<br>.CMD;<br>.VBS;<br>.VBE;<br>.JS;<br>.JSE;<br>.WSF;<br>.WSH;<br>.MSC</td> </tr> <tr> <td>Path</td> <td>C:\Xilinx\13.1\ISE_DS\ISE\\lib\nt;<br>C:\Xilinx\13.1\ISE_DS\ISE\\bin\nt;<br>C:\Xilinx\13.1\ISE_DS\PlanAhead\bin;<br>C:\Xilinx\13.1\ISE_DS\ISE\bin\nt;<br>C:\Xilinx\13.1\ISE_DS\ISE\lib\nt;<br>C:\Xilinx\13.1\ISE_DS\EDK\bin\nt;<br>C:\Xilinx\13.1\ISE_DS\EDK\lib\nt;<br>C:\Xilinx\13.1\ISE_DS\EDK\gnu\microblaze\nt\bin;<br>C:\Xilinx\13.1\ISE_DS\EDK\gnu\powerpc-eabi\nt\bin;<br>C:\Xilinx\13.1\ISE_DS\EDK\gnuwin\bin;<br>C:\Xilinx\13.1\ISE_DS\common\bin\nt;<br>C:\Xilinx\13.1\ISE_DS\common\lib\nt;<br>C:\Windows;<br>C:\csvn\bin\;<br>C:\csvn\Python25\;<br>C:\Program Files\Common Files\Microsoft Shared\Windows Live;<br>C:\Xilinx\11.1\PlanAhead\bin;<br>C:\Xilinx\11.1\common\bin\nt;<br>C:\Xilinx\11.1\ISE\bin\nt;<br>C:\Xilinx\11.1\ISE\lib\nt;<br>C:\Windows\system32;<br>C:\Windows\System32\Wbem;<br>C:\Windows\System32\WindowsPowerShell\v1.0\;<br>C:\Program Files\Flash Magic;<br>C:\Cadence\Orcad_9.2.3\tools\Capture;<br>C:\Cadence\Orcad_9.2.3\tools\bin;<br>C:\Cadence\Orcad_9.2.3\tools\jre\bin;<br>C:\Cadence\Orcad_9.2.3\tools\fet\bin;<br>C:\Cadence\Orcad_9.2.3\tools\specctra\bin;<br>C:\Program Files\Altium Designer Winter 09\System;<br>C:\Program Files\Microsoft SQL Server\90\Tools\binn\;<br>C:\Program Files\Windows Live\Shared;<br>C:\Program Files\QuickTime\QTSystem\;<br>C:\Program Files\TortoiseSVN\bin;<br>C:\Program Files\IDM Computer Solutions\UltraEdit\</td> <td>C:\Xilinx\13.1\ISE_DS\ISE\\lib\nt;<br>C:\Xilinx\13.1\ISE_DS\ISE\\bin\nt;<br>C:\Xilinx\13.1\ISE_DS\PlanAhead\bin;<br>C:\Xilinx\13.1\ISE_DS\ISE\bin\nt;<br>C:\Xilinx\13.1\ISE_DS\ISE\lib\nt;<br>C:\Xilinx\13.1\ISE_DS\EDK\bin\nt;<br>C:\Xilinx\13.1\ISE_DS\EDK\lib\nt;<br>C:\Xilinx\13.1\ISE_DS\EDK\gnu\microblaze\nt\bin;<br>C:\Xilinx\13.1\ISE_DS\EDK\gnu\powerpc-eabi\nt\bin;<br>C:\Xilinx\13.1\ISE_DS\EDK\gnuwin\bin;<br>C:\Xilinx\13.1\ISE_DS\common\bin\nt;<br>C:\Xilinx\13.1\ISE_DS\common\lib\nt;<br>C:\Windows;<br>C:\csvn\bin\;<br>C:\csvn\Python25\;<br>C:\Program Files\Common Files\Microsoft Shared\Windows Live;<br>C:\Xilinx\11.1\PlanAhead\bin;<br>C:\Xilinx\11.1\common\bin\nt;<br>C:\Xilinx\11.1\ISE\bin\nt;<br>C:\Xilinx\11.1\ISE\lib\nt;<br>C:\Windows\system32;<br>C:\Windows\System32\Wbem;<br>C:\Windows\System32\WindowsPowerShell\v1.0\;<br>C:\Program Files\Flash Magic;<br>C:\Cadence\Orcad_9.2.3\tools\Capture;<br>C:\Cadence\Orcad_9.2.3\tools\bin;<br>C:\Cadence\Orcad_9.2.3\tools\jre\bin;<br>C:\Cadence\Orcad_9.2.3\tools\fet\bin;<br>C:\Cadence\Orcad_9.2.3\tools\specctra\bin;<br>C:\Program Files\Altium Designer Winter 09\System;<br>C:\Program Files\Microsoft SQL Server\90\Tools\binn\;<br>C:\Program Files\Windows Live\Shared;<br>C:\Program Files\QuickTime\QTSystem\;<br>C:\Program Files\TortoiseSVN\bin;<br>C:\Program Files\IDM Computer Solutions\UltraEdit\</td> <td>C:\Xilinx\13.1\ISE_DS\ISE\\lib\nt;<br>C:\Xilinx\13.1\ISE_DS\ISE\\bin\nt;<br>C:\Xilinx\13.1\ISE_DS\PlanAhead\bin;<br>C:\Xilinx\13.1\ISE_DS\ISE\bin\nt;<br>C:\Xilinx\13.1\ISE_DS\ISE\lib\nt;<br>C:\Xilinx\13.1\ISE_DS\EDK\bin\nt;<br>C:\Xilinx\13.1\ISE_DS\EDK\lib\nt;<br>C:\Xilinx\13.1\ISE_DS\EDK\gnu\microblaze\nt\bin;<br>C:\Xilinx\13.1\ISE_DS\EDK\gnu\powerpc-eabi\nt\bin;<br>C:\Xilinx\13.1\ISE_DS\EDK\gnuwin\bin;<br>C:\Xilinx\13.1\ISE_DS\common\bin\nt;<br>C:\Xilinx\13.1\ISE_DS\common\lib\nt;<br>C:\Windows;<br>C:\csvn\bin\;<br>C:\csvn\Python25\;<br>C:\Program Files\Common Files\Microsoft Shared\Windows Live;<br>C:\Xilinx\11.1\PlanAhead\bin;<br>C:\Xilinx\11.1\common\bin\nt;<br>C:\Xilinx\11.1\ISE\bin\nt;<br>C:\Xilinx\11.1\ISE\lib\nt;<br>C:\Windows\system32;<br>C:\Windows\System32\Wbem;<br>C:\Windows\System32\WindowsPowerShell\v1.0\;<br>C:\Program Files\Flash Magic;<br>C:\Cadence\Orcad_9.2.3\tools\Capture;<br>C:\Cadence\Orcad_9.2.3\tools\bin;<br>C:\Cadence\Orcad_9.2.3\tools\jre\bin;<br>C:\Cadence\Orcad_9.2.3\tools\fet\bin;<br>C:\Cadence\Orcad_9.2.3\tools\specctra\bin;<br>C:\Program Files\Altium Designer Winter 09\System;<br>C:\Program Files\Microsoft SQL Server\90\Tools\binn\;<br>C:\Program Files\Windows Live\Shared;<br>C:\Program Files\QuickTime\QTSystem\;<br>C:\Program Files\TortoiseSVN\bin;<br>C:\Program Files\IDM Computer Solutions\UltraEdit\</td> <td>C:\Xilinx\13.1\ISE_DS\ISE\\lib\nt;<br>C:\Xilinx\13.1\ISE_DS\ISE\\bin\nt;<br>C:\Xilinx\13.1\ISE_DS\PlanAhead\bin;<br>C:\Xilinx\13.1\ISE_DS\ISE\bin\nt;<br>C:\Xilinx\13.1\ISE_DS\ISE\lib\nt;<br>C:\Xilinx\13.1\ISE_DS\EDK\bin\nt;<br>C:\Xilinx\13.1\ISE_DS\EDK\lib\nt;<br>C:\Xilinx\13.1\ISE_DS\EDK\gnu\microblaze\nt\bin;<br>C:\Xilinx\13.1\ISE_DS\EDK\gnu\powerpc-eabi\nt\bin;<br>C:\Xilinx\13.1\ISE_DS\EDK\gnuwin\bin;<br>C:\Xilinx\13.1\ISE_DS\common\bin\nt;<br>C:\Xilinx\13.1\ISE_DS\common\lib\nt;<br>C:\Windows;<br>C:\csvn\bin\;<br>C:\csvn\Python25\;<br>C:\Program Files\Common Files\Microsoft Shared\Windows Live;<br>C:\Xilinx\11.1\PlanAhead\bin;<br>C:\Xilinx\11.1\common\bin\nt;<br>C:\Xilinx\11.1\ISE\bin\nt;<br>C:\Xilinx\11.1\ISE\lib\nt;<br>C:\Windows\system32;<br>C:\Windows\System32\Wbem;<br>C:\Windows\System32\WindowsPowerShell\v1.0\;<br>C:\Program Files\Flash Magic;<br>C:\Cadence\Orcad_9.2.3\tools\Capture;<br>C:\Cadence\Orcad_9.2.3\tools\bin;<br>C:\Cadence\Orcad_9.2.3\tools\jre\bin;<br>C:\Cadence\Orcad_9.2.3\tools\fet\bin;<br>C:\Cadence\Orcad_9.2.3\tools\specctra\bin;<br>C:\Program Files\Altium Designer Winter 09\System;<br>C:\Program Files\Microsoft SQL Server\90\Tools\binn\;<br>C:\Program Files\Windows Live\Shared;<br>C:\Program Files\QuickTime\QTSystem\;<br>C:\Program Files\TortoiseSVN\bin;<br>C:\Program Files\IDM Computer Solutions\UltraEdit\</td> </tr> <tr> <td>XILINX</td> <td>C:\Xilinx\13.1\ISE_DS\ISE\</td> <td>C:\Xilinx\13.1\ISE_DS\ISE\</td> <td>C:\Xilinx\13.1\ISE_DS\ISE\</td> <td>C:\Xilinx\13.1\ISE_DS\ISE\</td> </tr> <tr> <td>XILINX_DSP</td> <td>C:\Xilinx\13.1\ISE_DS\ISE</td> <td>C:\Xilinx\13.1\ISE_DS\ISE</td> <td>C:\Xilinx\13.1\ISE_DS\ISE</td> <td>C:\Xilinx\13.1\ISE_DS\ISE</td> </tr> <tr> <td>XILINX_EDK</td> <td>C:\Xilinx\13.1\ISE_DS\EDK</td> <td>C:\Xilinx\13.1\ISE_DS\EDK</td> <td>C:\Xilinx\13.1\ISE_DS\EDK</td> <td>C:\Xilinx\13.1\ISE_DS\EDK</td> </tr> <tr> <td>XILINX_PLANAHEAD</td> <td>C:\Xilinx\13.1\ISE_DS\PlanAhead</td> <td>C:\Xilinx\13.1\ISE_DS\PlanAhead</td> <td>C:\Xilinx\13.1\ISE_DS\PlanAhead</td> <td>C:\Xilinx\13.1\ISE_DS\PlanAhead</td> </tr> </TABLE> <A NAME="Synthesis Property Settings"></A> <BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'> <TR ALIGN=CENTER BGCOLOR='#99CCFF'> <TD ALIGN=CENTER COLSPAN='4'><B>Synthesis Property Settings </B></TD> </tr> <tr bgcolor='#ffff99'> <td><b>Switch Name</b></td> <td><b>Property Name</b></td> <td><b>Value</b></td> <td><b>Default Value</b></td> </tr> <tr> <td>-ifn</td> <td> </td> <td>spi_master_atlys_top.prj</td> <td> </td> </tr> <tr> <td>-ifmt</td> <td> </td> <td>mixed</td> <td>Mixed</td> </tr> <tr> <td>-ofn</td> <td> </td> <td>spi_master_atlys_top</td> <td> </td> </tr> <tr> <td>-ofmt</td> <td> </td> <td>NGC</td> <td>NGC</td> </tr> <tr> <td>-p</td> <td> </td> <td>xc6slx45-2-csg324</td> <td> </td> </tr> <tr> <td>-top</td> <td> </td> <td>spi_master_atlys_top</td> <td> </td> </tr> <tr> <td>-opt_mode</td> <td>Optimization Goal</td> <td>Speed</td> <td>Speed</td> </tr> <tr> <td>-opt_level</td> <td>Optimization Effort</td> <td>2</td> <td>1</td> </tr> <tr> <td>-power</td> <td>Power Reduction</td> <td>NO</td> <td>No</td> </tr> <tr> <td>-iuc</td> <td>Use synthesis Constraints File</td> <td>NO</td> <td>No</td> </tr> <tr> <td>-keep_hierarchy</td> <td>Keep Hierarchy</td> <td>No</td> <td>No</td> </tr> <tr> <td>-netlist_hierarchy</td> <td>Netlist Hierarchy</td> <td>As_Optimized</td> <td>As_Optimized</td> </tr> <tr> <td>-rtlview</td> <td>Generate RTL Schematic</td> <td>Yes</td> <td>No</td> </tr> <tr> <td>-glob_opt</td> <td>Global Optimization Goal</td> <td>AllClockNets</td> <td>AllClockNets</td> </tr> <tr> <td>-read_cores</td> <td>Read Cores</td> <td>YES</td> <td>Yes</td> </tr> <tr> <td>-write_timing_constraints</td> <td>Write Timing Constraints</td> <td>NO</td> <td>No</td> </tr> <tr> <td>-cross_clock_analysis</td> <td>Cross Clock Analysis</td> <td>NO</td> <td>No</td> </tr> <tr> <td>-bus_delimiter</td> <td>Bus Delimiter</td> <td><></td> <td><></td> </tr> <tr> <td>-slice_utilization_ratio</td> <td>Slice Utilization Ratio</td> <td>100</td> <td>100</td> </tr> <tr> <td>-bram_utilization_ratio</td> <td>BRAM Utilization Ratio</td> <td>100</td> <td>100</td> </tr> <tr> <td>-dsp_utilization_ratio</td> <td>DSP Utilization Ratio</td> <td>100</td> <td>100</td> </tr> <tr> <td>-reduce_control_sets</td> <td> </td> <td>Auto</td> <td>Auto</td> </tr> <tr> <td>-fsm_extract</td> <td> </td> <td>YES</td> <td>Yes</td> </tr> <tr> <td>-fsm_encoding</td> <td> </td> <td>Gray</td> <td>Auto</td> </tr> <tr> <td>-safe_implementation</td> <td> </td> <td>No</td> <td>No</td> </tr> <tr> <td>-fsm_style</td> <td> </td> <td>LUT</td> <td>LUT</td> </tr> <tr> <td>-ram_extract</td> <td> </td> <td>No</td> <td>Yes</td> </tr> <tr> <td>-rom_extract</td> <td> </td> <td>No</td> <td>Yes</td> </tr> <tr> <td>-shreg_extract</td> <td> </td> <td>NO</td> <td>Yes</td> </tr> <tr> <td>-auto_bram_packing</td> <td> </td> <td>NO</td> <td>No</td> </tr> <tr> <td>-resource_sharing</td> <td> </td> <td>YES</td> <td>Yes</td> </tr> <tr> <td>-async_to_sync</td> <td> </td> <td>NO</td> <td>No</td> </tr> <tr> <td>-use_dsp48</td> <td> </td> <td>Auto</td> <td>Auto</td> </tr> <tr> <td>-iobuf</td> <td> </td> <td>YES</td> <td>Yes</td> </tr> <tr> <td>-max_fanout</td> <td> </td> <td>100000</td> <td>100000</td> </tr> <tr> <td>-bufg</td> <td> </td> <td>16</td> <td>16</td> </tr> <tr> <td>-register_duplication</td> <td> </td> <td>YES</td> <td>Yes</td> </tr> <tr> <td>-register_balancing</td> <td> </td> <td>No</td> <td>No</td> </tr> <tr> <td>-optimize_primitives</td> <td> </td> <td>NO</td> <td>No</td> </tr> <tr> <td>-use_clock_enable</td> <td> </td> <td>Auto</td> <td>Auto</td> </tr> <tr> <td>-use_sync_set</td> <td> </td> <td>Auto</td> <td>Auto</td> </tr> <tr> <td>-use_sync_reset</td> <td> </td> <td>Auto</td> <td>Auto</td> </tr> <tr> <td>-iob</td> <td> </td> <td>Auto</td> <td>Auto</td> </tr> <tr> <td>-equivalent_register_removal</td> <td> </td> <td>YES</td> <td>Yes</td> </tr> <tr> <td>-slice_utilization_ratio_maxmargin</td> <td> </td> <td>5</td> <td>0</td> </tr> </TABLE> <A NAME="Translation Property Settings"></A> <BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'> <TR ALIGN=CENTER BGCOLOR='#99CCFF'> <TD ALIGN=CENTER COLSPAN='4'><B>Translation Property Settings </B></TD> </tr> <tr bgcolor='#ffff99'> <td><b>Switch Name</b></td> <td><b>Property Name</b></td> <td><b>Value</b></td> <td><b>Default Value</b></td> </tr> <tr> <td>-intstyle</td> <td> </td> <td>ise</td> <td>None</td> </tr> <tr> <td>-dd</td> <td> </td> <td>_ngo</td> <td>None</td> </tr> <tr> <td>-p</td> <td> </td> <td>xc6slx45-csg324-2</td> <td>None</td> </tr> <tr> <td>-uc</td> <td> </td> <td>spi_master_atlys.ucf</td> <td>None</td> </tr> </TABLE> <A NAME="Map Property Settings"></A> <BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'> <TR ALIGN=CENTER BGCOLOR='#99CCFF'> <TD ALIGN=CENTER COLSPAN='4'><B>Map Property Settings </B></TD> </tr> <tr bgcolor='#ffff99'> <td><b>Switch Name</b></td> <td><b>Property Name</b></td> <td><b>Value</b></td> <td><b>Default Value</b></td> </tr> <tr> <td>-ol</td> <td>Place & Route Effort Level (Overall)</td> <td>high</td> <td>high</td> </tr> <tr> <td>-xe</td> <td>Placer Extra Effort Map</td> <td>NORMAL</td> <td> </td> </tr> <tr> <td>-xt</td> <td>Extra Cost Tables</td> <td>0</td> <td>0</td> </tr> <tr> <td>-global_opt</td> <td>Global Optimization map</td> <td>TRUE</td> <td>FALSE</td> </tr> <tr> <td>-ir</td> <td>Use RLOC Constraints</td> <td>OFF</td> <td>OFF</td> </tr> <tr> <td>-mt</td> <td>Enable Multi-Threading</td> <td>2</td> <td>0</td> </tr> <tr> <td>-t</td> <td>Starting Placer Cost Table (1-100) Map</td> <td>1</td> <td>0</td> </tr> <tr> <td>-r</td> <td>Register Ordering</td> <td>4</td> <td>4</td> </tr> <tr> <td>-equivalent_register_removal</td> <td>Equivalent Register Removal</td> <td>TRUE</td> <td>TRUE</td> </tr> <tr> <td>-intstyle</td> <td> </td> <td>ise</td> <td>None</td> </tr> <tr> <td>-lc</td> <td>LUT Combining</td> <td>area</td> <td>off</td> </tr> <tr> <td>-o</td> <td> </td> <td>spi_master_atlys_top_map.ncd</td> <td>None</td> </tr> <tr> <td>-w</td> <td> </td> <td>true</td> <td>false</td> </tr> <tr> <td>-pr</td> <td>Pack I/O Registers/Latches into IOBs</td> <td>off</td> <td>off</td> </tr> <tr> <td>-p</td> <td> </td> <td>xc6slx45-csg324-2</td> <td>None</td> </tr> </TABLE> <A NAME="Place and Route Property Settings"></A> <BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'> <TR ALIGN=CENTER BGCOLOR='#99CCFF'> <TD ALIGN=CENTER COLSPAN='4'><B>Place and Route Property Settings </B></TD> </tr> <tr bgcolor='#ffff99'> <td><b>Switch Name</b></td> <td><b>Property Name</b></td> <td><b>Value</b></td> <td><b>Default Value</b></td> </tr> <tr> <td>-xe</td> <td> </td> <td>n</td> <td>None</td> </tr> <tr> <td>-intstyle</td> <td> </td> <td>ise</td> <td> </td> </tr> <tr> <td>-mt</td> <td>Enable Multi-Threading</td> <td>4</td> <td>off</td> </tr> <tr> <td>-ol</td> <td>Place & Route Effort Level (Overall)</td> <td>high</td> <td>std</td> </tr> <tr> <td>-w</td> <td> </td> <td>true</td> <td>false</td> </tr> </TABLE> <A NAME="Operating System Information"></A> <BR><TABLE BORDER CELLSPACING=0 CELLPADDING=3 WIDTH='100%'> <TR ALIGN=CENTER BGCOLOR='#99CCFF'> <TD ALIGN=CENTER COLSPAN='5'><B> Operating System Information </B></TD> </tr> <tr bgcolor='#ffff99'> <td><b>Operating System Information</b></td> <td><b>xst</b></td> <td><b>ngdbuild</b></td> <td><b>map</b></td> <td><b>par</b></td> </tr> <tr> <td>CPU Architecture/Speed</td> <td>Intel(R) Core(TM) i7 CPU 950 @ 3.07GHz/3066 MHz</td> <td>Intel(R) Core(TM) i7 CPU 950 @ 3.07GHz/3066 MHz</td> <td>Intel(R) Core(TM) i7 CPU 950 @ 3.07GHz/3066 MHz</td> <td>Intel(R) Core(TM) i7 CPU 950 @ 3.07GHz/3066 MHz</td> </tr> <tr> <td>Host</td> <td>Develop-W7</td> <td>Develop-W7</td> <td>Develop-W7</td> <td>Develop-W7</td> </tr> <tr> <td>OS Name</td> <td>Microsoft Windows 7 , 32-bit</td> <td>Microsoft Windows 7 , 32-bit</td> <td>Microsoft Windows 7 , 32-bit</td> <td>Microsoft Windows 7 , 32-bit</td> </tr> <tr> <td>OS Release</td> <td>Service Pack 1 (build 7601)</td> <td>Service Pack 1 (build 7601)</td> <td>Service Pack 1 (build 7601)</td> <td>Service Pack 1 (build 7601)</td> </tr> </TABLE> </BODY> </HTML>
Go to most recent revision | Compare with Previous | Blame | View Log