OpenCores
URL https://opencores.org/ocsvn/ssbcc/ssbcc/trunk

Subversion Repositories ssbcc

[/] [ssbcc/] [trunk/] [core/] [9x8/] [macros/] [fetchramplus.py] - Rev 10

Go to most recent revision | Compare with Previous | Blame | View Log

# Copyright 2014, Sinclair R.F., Inc.
 
def fetchramplus(ad):
  """
  Built-in macro for the fetch+ instruction where the memory is specified by
  the variable name instead of the memory name.\n
  Usage:
    .fetchram+(variable)
  where
    variable    is a variable\n
  The effect is:  T = T+1
                  N = variable\n
  ( u_addr - u_mem u_addr+1 )
  """
 
  # Add the macro to the list of recognized macros.
  ad.AddMacro('.fetchram+', 1, [ ['','symbol'] ]);
 
  # Define the macro functionality.
  def emitFunction(ad,fp,argument):
    (addr,ixBank,bankName) = ad.Emit_GetAddrAndBank(argument[0]);
    emitString = 'fetch+(%s) -- %s' % (bankName,argument[0]['value'],);
    ad.EmitOpcode(fp,ad.specialInstructions['fetch+'] | ixBank,emitString);
 
  ad.EmitFunction['.fetchram+'] = emitFunction;
 

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.