OpenCores

URL https://opencores.org/ocsvn/ssbcc/ssbcc/trunk

Subversion Repositories ssbcc

[/] [ssbcc/] [trunk/] [core/] [9x8/] [peripherals/] [tb/] [interrupt/] [tb_interrupt.9x8] - Rev 12

Compare with Previous | Blame | View Log

# Copyright 2015, Sinclair R.F., Inc.
# Test bench for interrupt peripheral.

ARCHITECTURE    core/9x8 Verilog
ASSEMBLY        tb_interrupt.s

INSTRUCTION     256
DATA_STACK      16
RETURN_STACK    16

PERIPHERAL trace

PORTCOMMENT     external interrupt
PERIPHERAL      interrupt       insignal0=i_interrupt

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.