URL
https://opencores.org/ocsvn/t400/t400/trunk
Subversion Repositories t400
[/] [t400/] [trunk/] [sw/] [verif/] [black_box/] [ldd/] [test.asm] - Rev 40
Go to most recent revision | Compare with Previous | Blame | View Log
;; *******************************************************************;; $Id: test.asm,v 1.1 2006-05-20 17:56:22 arniml Exp $;;;; Checks the LDD instruction.;;;; the cpu type is defined on asl's command line;; macro for checking a digitcheck_d MACRO reg, digitlbi (reg ! 3), ~digit & 0xf ; select inverse digitldd reg, digitlbi reg, digitskejmp failENDM;; macro for checking LDD on a complete registercheck_r MACRO regcheck_d reg, 0check_d reg, 1check_d reg, 2check_d reg, 3check_d reg, 4check_d reg, 5check_d reg, 6check_d reg, 7check_d reg, 8check_d reg, 9check_d reg, 10check_d reg, 11check_d reg, 12check_d reg, 13check_d reg, 14check_d reg, 15ENDMorg 0x00clra;; prepare other registers;; register 1lbi 1, 0jsr clear_reg;; register 2lbi 2, 0jsr clear_reg;; register 3lbi 3, 0jsr clear_reg;; *******************************************************************;; Test LDD on register 0;;lbi 0, 0jsr init_reg;;check_r 0;; *******************************************************************;; Test LDD on register 1;;lbi 0, 0jsr clear_reglbi 1, 0jsr init_reg;;check_r 1;; *******************************************************************;; Test LDD on register 2;;lbi 1, 0jsr clear_reglbi 2, 0jsr init_reg;;check_r 2;; *******************************************************************;; Test LDD on register 3;;lbi 2, 0jsr clear_reglbi 3, 0jsr init_reg;;check_r 3jmp pass;; initialize current register with proper values;;init_reg:clracabstii 0x0stii 0x1stii 0x2stii 0x3stii 0x4stii 0x5stii 0x6stii 0x7stii 0x8stii 0x9stii 0xastii 0xbstii 0xcstii 0xdstii 0xestii 0xfret;;;; clear current register;;clear_reg:clracabstii 0x0stii 0x0stii 0x0stii 0x0stii 0x0stii 0x0stii 0x0stii 0x0stii 0x0stii 0x0stii 0x0stii 0x0stii 0x0stii 0x0stii 0x0stii 0x0retorg 0x380include "pass_fail.asm"
Go to most recent revision | Compare with Previous | Blame | View Log