URL
https://opencores.org/ocsvn/t400/t400/trunk
Subversion Repositories t400
[/] [t400/] [trunk/] [sw/] [verif/] [black_box/] [x/] [test.asm] - Rev 179
Compare with Previous | Blame | View Log
;; *******************************************************************;; $Id: test.asm 179 2009-04-01 19:48:38Z arniml $;;;; Checks the X instruction.;; Br can't be observed directly via XABR on COP41x.;; Therefore, Br address is observed indirectly via memory content.;;;; the cpu type is defined on asl's command lineorg 0x00clra;; preload a digit of each data register;; Br = 0 -> data = 0x1lbi 0, 0stii 0x1;; Br = 1 -> data = 0x2lbi 1, 0stii 0x2;; Br = 2 -> data = 0x3lbi 2, 0stii 0x3;; Br = 3 -> data = 0x4lbi 3, 0stii 0x4;; *******************************************************************;; XOR 0;;;; Br(0) xor 0clraaisc 0xflbi 0, 0x 0x0xad 3, 15 ; save A;; expect 0xf in Mclraaisc 0xfskejmp failxad 3, 15 ; restore Ax 0x0;; expect 0x1 in Mclraaisc 0x1skejmp fail;; Br(1) xor 0clraaisc 0xflbi 1, 0x 0x0xad 3, 15 ; save A;; expect 0xf in Mclraaisc 0xfskejmp failxad 3, 15 ; restore Ax 0x0;; expect 0x2 in Mclraaisc 0x2skejmp fail;; Br(2) xor 0clraaisc 0xflbi 2, 0x 0x0xad 3, 15 ; save A;; expect 0xf in Mclraaisc 0xfskejmp failxad 3, 15 ; restore Ax 0x0;; expect 0x3 in Mclraaisc 0x3skejmp fail;; Br(3) xor 0clraaisc 0xflbi 3, 0x 0x0xad 3, 15 ; save A;; expect 0xf in Mclraaisc 0xfskejmp failxad 3, 15 ; restore Ax 0x0;; expect 0x4 in Mclraaisc 0x4skejmp failclraaisc 0xf;; *******************************************************************;; XOR 1;;;; Br(0) & Br(1) xor 1lbi 0, 0x 0x1 ; Br(0)=0xf, A=0x1, now Br(1)xad 3, 15 ; save A;; expect 0x2 in Mclraaisc 0x2skejmp failxad 3, 15 ; restore Ax 0x1 ; Br(1)=0x1, A=0x2, now Br(0)xad 3, 15 ; save A;; expect 0xf in Mclraaisc 0xfskejmp failxad 3, 15 ; restore Ax 0x1 ; Br(0)=0x2, A=0xf, now Br(1)xad 3, 15 ; save A;; expect 0x1 in Mclraaisc 0x1skejmp failxad 3, 15 ; restore A;; swap all backx 0x1 ; Br(1)=0xf, A=0x1, now Br(0)x 0x1 ; Br(0)=0x1, A=0x2, now Br(1)x 0x1 ; Br(1)=0x2, A=0xf, now Br(0);; same memory & accumulator content as before;; Br(2) & Br(3) xor 1lbi 2, 0x 0x1 ; Br(2)=0xf, A=0x3, now Br(3)xad 3, 15 ; save A;; expect 0x4 in Mclraaisc 0x4skejmp failxad 3, 15 ; restore Ax 0x1 ; Br(3)=0x3, A=0x4, now Br(2)xad 3, 15 ; save A;; expect 0xf in Mclraaisc 0xfskejmp failxad 3, 15 ; restore Ax 0x1 ; Br(2)=0x4, A=0xf, now Br(3)xad 3, 15 ; save A;; expect 0x3 in Mclraaisc 0x3skejmp failxad 3, 15 ; restore A;; swap all backx 0x1 ; Br(3)=0xf, A=0x3, now Br(2)x 0x1 ; Br(2)=0x3, A=0x4, now Br(3)x 0x1 ; Br(3)=0x4, A=0xf, now Br(2);; same memory & accumulator content as before;; now check that allclralbi 0, 0aisc 0x1ske ; Br(0) == 1 ?jmp faillbi 1, 0aisc 0x1ske ; Br(1) == 2 ?jmp faillbi 2, 0aisc 0x1ske ; Br(2) == 3 ?jmp faillbi 3, 0aisc 0x1ske ; Br(3) == 4 ?jmp failclraaisc 0xf;; *******************************************************************;; XOR 2;;;; Br(0) & Br(2) xor 2lbi 0x0, 0x0x 0x2 ; Br(0)=0xf, A=0x1, now Br(2)xad 3, 15 ; save A;; expect 0x3 in Mclraaisc 0x3skejmp failxad 3, 15 ; restore Ax 0x2 ; Br(2)=0x1, A=0x3, now Br(0)xad 3, 15 ; save A;; expect 0xf in Mclraaisc 0xfskejmp failxad 3, 15 ; restore Ax 0x2 ; Br(0)=0x3, A=0xf, now Br(2)xad 3, 15 ; save A;; expect 0x1 in Mclraaisc 0x1skejmp failxad 3, 15 ; restore A;; swap all backx 0x2 ; Br(2)=0xf, A=0x1, now Br(0)x 0x2 ; Br(0)=0x1, A=0x3, now Br(2)x 0x2 ; Br(2)=0x3, A=0xf, now Br(0);; same memory & accumulator content as before;; Br(1) & Br(3) xor 2lbi 0x1, 0x0x 0x2 ; Br(1)=0xf, A=0x2, now Br(3)xad 3, 15 ; save A;; expect 0x4 in Mclraaisc 0x4skejmp failxad 3, 15 ; restore Ax 0x2 ; Br(3)=0x2, A=0x4, now Br(1)xad 3, 15 ; save A;; expect 0xf in Mclraaisc 0xfskejmp failxad 3, 15 ; restore Ax 0x2 ; Br(1)=0x4, A=0xf, now Br(3)xad 3, 15 ; save A;; expect 0x2 in Mclraaisc 0x2skejmp failxad 3, 15 ; restore A;; swap all backx 0x2 ; Br(3)=0xf, A=0x2, now Br(1)x 0x2 ; Br(1)=0x2, A=0x4, now Br(3)x 0x2 ; Br(3)=0x4, A=0xf, now Br(1);; same memory & accumulator content as before;; now check that allclralbi 0, 0aisc 0x1ske ; Br(0) == 1 ?jmp faillbi 1, 0aisc 0x1ske ; Br(1) == 2 ?jmp faillbi 2, 0aisc 0x1ske ; Br(2) == 3 ?jmp faillbi 3, 0aisc 0x1ske ; Br(3) == 4 ?jmp failclraaisc 0xf;; *******************************************************************;; XOR 3;;;; Br(0) & Br(3) xor 3lbi 0x0, 0x0x 0x3 ; Br(0)=0xf, A=0x1, now Br(3)xad 3, 15 ; save A;; expect 0x4 in Mclraaisc 0x4skejmp failxad 3, 15 ; restore Ax 0x3 ; Br(3)=0x1, A=0x4, now Br(0)xad 3, 15 ; save A;; expect 0xf in Mclraaisc 0xfskejmp failxad 3, 15 ; restore Ax 0x3 ; Br(0)=0x4, A=0xf, now Br(3)xad 3, 15 ; save A;; expect 0x1 in Mclraaisc 0x1skejmp failxad 3, 15 ; restore A;; swap all backx 0x3 ; Br(3)=0xf, A=0x1, now Br(0)x 0x3 ; Br(0)=0x1, A=0x4, now Br(3)x 0x3 ; Br(3)=0x4, A=0xf, now Br(0);; same memory & accumulator content as before;; Br(1) & Br(2) xor 3lbi 0x1, 0x0x 0x3 ; Br(1)=0xf, A=0x2, now Br(2)xad 3, 15 ; save A;; expect 0x3 in Mclraaisc 0x3skejmp failxad 3, 15 ; restore Ax 0x3 ; Br(2)=0x2, A=0x3, now Br(1)xad 3, 15 ; save A;; expect 0xf in Mclraaisc 0xfskejmp failxad 3, 15 ; restore Ax 0x3 ; Br(1)=0x3, A=0xf, now Br(2)xad 3, 15 ; save A;; expect 0x2 in Mclraaisc 0x2skejmp failxad 3, 15 ; restore A;; swap all backx 0x3 ; Br(2)=0xf, A=0x2, now Br(1)x 0x3 ; Br(1)=0x2, A=0x3, now Br(2)x 0x3 ; Br(2)=0x3, A=0xf, now Br(1);; same memory & accumulator content as before;; now check that allclralbi 0, 0aisc 0x1ske ; Br(0) == 1 ?jmp faillbi 1, 0aisc 0x1ske ; Br(1) == 2 ?jmp faillbi 2, 0aisc 0x1ske ; Br(2) == 3 ?jmp faillbi 3, 0aisc 0x1ske ; Br(3) == 4 ?jmp failjmp passorg 0x1c0include "pass_fail.asm"