OpenCores
URL https://opencores.org/ocsvn/t400/t400/trunk

Subversion Repositories t400

[/] [t400/] [trunk/] [sw/] [verif/] [int/] [sequence/] [test.asm] - Rev 100

Go to most recent revision | Compare with Previous | Blame | View Log

        ;; *******************************************************************
        ;; $Id: test.asm,v 1.1 2006-06-05 02:12:19 arniml Exp $
        ;;
        ;; Checks interrupt on a sequence of "transfer of control"
        ;; instructions.
        ;;

        ;; the cpu type is defined on asl's command line

        include "int_macros.inc"

        org     0x00
        clra

        int_flag_clear
        lei     0x02
        jp      int_mark

        org     0x030
int_mark:
        nop
        nop
int_instr:
        jmp     +
+       jp      +
+       jsrp    jsrp_target
        jsr     jsrp_target
        lqid
        nop
ret_instr:
        jmp     +
        org     0x040
+       int_flag_check
        jmp     pass


        org     0x080
jsrp_target:
        ret



        ;; *******************************************************************
        ;; Interrupt routine
        ;;
        org     0x0fd
        jmp     fail
int_routine:
        nop
        save_a_m_c
        int_flag_set
        check_sa        ret_instr
        restore_c_m_a
        ret


        org     0x200
        include "int_pass_fail.asm"

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.