OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_1/] [sw/] [verif/] [black_box/] [movd/] [test.asm] - Rev 292

Compare with Previous | Blame | View Log

        ;; *******************************************************************
        ;; $Id: test.asm,v 1.1 2006-07-11 23:13:32 arniml Exp $
        ;;
        ;; Test MOVD.
        ;; *******************************************************************

        INCLUDE "cpu.inc"
        INCLUDE "pass_fail.inc"

        ORG     0

        ;; Start of test

        ;;
        ;; read initial values
        ;;

        ;; port 4
        cpl     a
        movd    a, p4
        xrl     a, #00fh
        jnz     fail

        ;; port 5
        cpl     a
        movd    a, p5
        xrl     a, #00fh
        jnz     fail

        ;; port 6
        cpl     a
        movd    a, p6
        xrl     a, #00fh
        jnz     fail

        ;; port 7
        cpl     a
        movd    a, p7
        xrl     a, #00fh
        jnz     fail


        ;;
        ;; test read/write via direct connection
        ;;

        ;; port 4 => port 6
        mov     a, #005h
        movd    p4, a
        cpl     a
        movd    a, p6
        xrl     a, #005h
        jnz     fail

        mov     a, #00ah
        movd    p4, a
        cpl     a
        movd    a, p6
        xrl     a, #00ah
        jnz     fail
        movd    a, p4

        ;; port 6 => port 4
        mov     a, #000h
        movd    p6, a
        cpl     a
        movd    a, p4
        xrl     a, #000h
        jnz     fail

        mov     a, #00fh
        movd    p6, a
        cpl     a
        movd    a, p4
        xrl     a, #00fh
        jnz     fail
        movd    p6, a

        ;; port 5 => port 7
        mov     a, #005h
        movd    p5, a
        cpl     a
        movd    a, p7
        xrl     a, #005h
        jnz     fail

        mov     a, #00ah
        movd    p5, a
        cpl     a
        movd    a, p7
        xrl     a, #00ah
        jnz     fail
        movd    a, p7

        ;; port 7 => port 5
        mov     a, #000h
        movd    p7, a
        cpl     a
        movd    a, p5
        xrl     a, #000h
        jnz     fail

        mov     a, #00fh
        movd    p7, a
        cpl     a
        movd    a, p5
        xrl     a, #00fh
        jnz     fail
        movd    p7, a


        jmp     pass

        jmp     fail
pass:   PASS

fail:   FAIL

Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.