OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [t48/] [tags/] [rel_1_1/] [sw/] [verif/] [white_box/] [int_on_mb1/] [test.asm] - Rev 194

Go to most recent revision | Compare with Previous | Blame | View Log

        ;; *******************************************************************
        ;; $Id: test.asm,v 1.1 2005-10-31 10:05:13 arniml Exp $
        ;;
        ;; Test interrupt on code in Program Memory Bank 1.
        ;; => Bug report "Problem with INT and JMP"
        ;; *******************************************************************

        INCLUDE "cpu.inc"
        INCLUDE "pass_fail.inc"

test_byte:      equ     020h

        ORG     0

        ;; Start of test
        jmp     start

        ;; interrupt hits djnz instruction with opcode 0EAh
        ;; bus conflict results on interrupt vector address 002h
        ;; -> retr instruction placed here, so test finds FAIL
        retr

        ORG     3
        ;; interrupt executed
        mov     r0, #test_byte
        mov     a, #0ffh
        mov     @r0, a
        retr

start:
        ;; enable interrupt
        en      i

        ;; clear test byte
        mov     r1, #test_byte
        clr     a
        mov     @r1, a

        call    program_memory_bank_1
        sel     mb0

        ;; check if interrupt was successful
        mov     a, @r1
        jz      fail


pass:   PASS

fail:   FAIL
        
        

        ORG     0800H
program_memory_bank_1:
        ;; spend some time and wait for interrupt
        mov     r2, #020h
        djnz    r2, $

        ret

Go to most recent revision | Compare with Previous | Blame | View Log

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.